SLVS087K - DECEMBER 1994 - REVISED JULY 1999

- Power-On Reset Generator
- Automatic Reset Generation After Voltage Drop
- Precision Voltage Sensor
- Temperature-Compensated Voltage Reference
- Programmable Delay Time by External Capacitor
- Supply Voltage Range . . . 2 V to 6 V
- Defined RESET Output from V<sub>DD</sub> ≥1 V
- Power-Down Control Support for Static RAM With Battery Backup
- Maximum Supply Current of 16 μA
- Power Saving Totem-Pole Outputs
- Temperature Range . . . 40°C to 125°C

#### description

The TLC77xx family of micropower supply voltage supervisors provide reset control, primarily in microcomputer and microprocessor systems.

During power-on,  $\overline{\text{RESET}}$  is asserted when  $V_{DD}$  reaches 1 V. After minimum  $V_{DD}~(\geq 2~V)$  is established, the circuit monitors SENSE voltage and keeps the reset outputs active as long as SENSE voltage ( $V_{I(SENSE)}$ ) remains below the threshold voltage. An internal timer delays return of the output to the inactive state to ensure proper system reset. The delay time,  $t_d$ , is determined by an external capacitor:

$$t_d = 2.1 \times 10^4 \times C_T$$

Where

 $C_T$  is in farads  $t_d$  is in seconds


Except for the TLC7701, which can be customized with two external resistors, each supervisor has a fixed SENSE threshold voltage set by an internal voltage divider. When SENSE voltage drops below the threshold voltage, the outputs become active and stay in that state until SENSE voltage returns above threshold voltage and the delay time, t<sub>d</sub>, has expired.





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warrantly. Production processing does not necessarily include testing of all parameters.









SLVS087K - DECEMBER 1994 - REVISED JULY 1999

#### description (continued)

In addition to the power-on-reset and undervoltage-supervisor function, the TLC77xx adds power-down control support for static RAM. When CONTROL is tied to GND, RESET will act as active high. The voltage monitor contains additional logic intended for control of static memories with battery backup during power failure. By driving the chip select ( $\overline{CS}$ ) of the memory circuit with the RESET output of the TLC77xx and with the CONTROL driven by the memory bank select signal ( $\overline{CSH1}$ ) of the microprocessor (see Figure 10), the memory circuit is automatically disabled during a power loss. (In this application the TLC77xx power has to be supplied by the battery.)

The TLC77xxl is characterized for operation over a temperature range of  $-40^{\circ}$ C to  $85^{\circ}$ C; the TLC77xxQ is characterized for operation over a temperature range of  $-40^{\circ}$ C to  $125^{\circ}$ C; and the TLC77xxM is characterized for operation over the full Military temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C.

			PACKAGED DEVICES								
TA	THRESHOLD VOLTAGE (V)	SMALL OUTLINE (D) <sup>†</sup>	CHIP CARRIER (FK)	CERAMIC DIP (JG)	CERAMIC DUAL FLATPACK (U)	PLASTIC DIP (P)	THIN SHRINK SMALL OUTLINE (PW) <sup>‡</sup>				
	1.1	TLC7701ID	—	—	—	TLC7701IP	TLC7701IPW				
_40°C	2.25	TLC7725ID	—	—	—	TLC7725IP	TLC7725IPW				
to	2.63	TLC7703ID	—	—	—	TLC7703IP	TLC7703IPW				
85°C	2.93	TLC7733ID	—	—	—	TLC7733IP	TLC7733IPW				
	4.55	TLC7705ID	—	—	—	TLC7705IP	TLC7705IPW				
	1.1	TLC7701QD	—	—	—	TLC7701QP	TLC7701QPW				
_40°C	2.25	TLC7725QD	—	—	—	TLC7725QP	TLC7725QPW				
to	2.63	TLC7703QD	—	—	—	TLC7703QP	TLC7703QPW				
125°C	2.93	TLC7733QD	—	—	—	TLC7733QP	TLC7733QPW				
	4.55	TLC7705QD	—	—	—	TLC7705QP	TLC7705QPW				
−55°C to	2.93	_	TLC7733MFK	TLC7733MJG	_	_	_				
125°C	4.55	_	TLC7705MFK	TLC7705MJG	TLC7705MU	_	_				

AVAILABLE OPTIONS

<sup>†</sup> The D package is available taped and reeled. Add the suffix R to the device type when ordering (e.g., TLC7705QDR).

<sup>‡</sup> The PW package is only available left-end taped and reeled (indicated by the LE suffix on the device type; e.g., TLC7705QPWLE).

logic symbol<sup>¶</sup>

#### FUNCTION TABLE

CONTROL	RESIN	VI(SENSE)>VIT+	RESET	RESET
L	L	False	Н	L
L	L	True	н	L
L	Н	False	н	L
L	Н	True	L§	Н§
н	L	False	н	L
н	L	True	н	L
н	Н	False	н	L
н	Н	True	н	Н§


§ RESET and RESET states shown are valid for t > td.

#### СОМР. ≥1 SENSE S S<VIT **Z1** RESIN ∽ - 1 Z2 сх ≥1 1 5 RESET **Z**3 2 ≥1 CONTROL 6 RESET 3

This symbol is in accordance with ANSI/IEEE Std 91–1984 and IEC Publication 617-12.



SLVS087K - DECEMBER 1994 - REVISED JULY 1999




<sup>†</sup> Outputs are totem-pole configuration. External pullup or pulldown resistors are not required.

<sup>‡</sup>Nominal values:

	R1 (Typ)	R2 (Typ)
TLC7701	0	∞
TLC7725	600 kΩ	600 kΩ
TLC7703	698 kΩ	502 kΩ
TLC7733	750 kΩ	450 kΩ
TLC7705	910 kΩ	290 kΩ

### timing diagram





#### SLVS087K – DECEMBER 1994 – REVISED JULY 1999

## absolute maximum ratings over operating free-air temperature (unless otherwise noted)<sup>†</sup>

Supply voltage, V <sub>DD</sub> (see Note 1)	
Input voltage range, CONTROL, RESIN, SENSE (see Note 1)	
Maximum low output current, I <sub>OL</sub>	10 mA
Maximum high output current, I <sub>OH</sub>	–10 mA
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0 or V <sub>I</sub> > V <sub>DD</sub> )	±10 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>DD</sub> )	±10 mA
Continuous total power dissipation	. See Dissipation Rating Table
Operating free-air temperature range, T <sub>A</sub> : TL77xxl	40°C to 85°C
TL77xxQ	–40°C to 125°C
TL77xxM	–55°C to 125°C
Storage temperature range, T <sub>stg</sub>	−65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to GND.

	DISSIPATION RATING TABLE									
PACKAGE	T <sub>A</sub> ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 85°C POWER RATING	T <sub>A</sub> = 125°C POWER RATING						
D	725 mW	5.8 mW/°C	377 mW	145 mW						
FK	1375 mW	11.0 mW/°C	715 mW	275 mW						
JG	1050 mW	8.4 mW/°C	546 mW	210 mW						
Р	1000 mW	8.0 mW/°C	520 mW	200 mW						
PW	525 mW	4.2 mW/°C	273 mW	105 mW						
U	700 mW	5.5 mW/°C	370 mW	150 mW						

#### **DISSIPATION RATING TABLE**

#### recommended operating conditions at specified temperature range

			MIN	MAX	UNIT
Supply voltage, V <sub>DD</sub>	2	6	V		
Input voltage, VI			0	V <sub>DD</sub>	V
High-level input voltage at RESIN and CONTI	rol‡, V <sub>IH</sub>		0.7×V <sub>DD</sub>	V	
Low-level input voltage at RESIN and CONTROL <sup>‡</sup> , VIL			0.2×V <sub>DD</sub>	V	
High-level output current, IOH				-2	mA
Low-level output current, IOL	OL <sup>‡</sup> , V <sub>IL</sub> $V_{DD} \ge 2.7 V$ CONTROL, $\Delta t/\Delta V$ TLC77xxI TLC77xxQ		2	mA	
Input transition rise and fall rate at RESIN and	CONTROL, $\Delta t / \Delta V$			ns/V	
Operating free-air temperature range, $T_A$	TLC77xxl		-40	85	°C
Operating nee-an temperature range, 1A	$\frac{100}{100} = \frac{100}{100}$	C			
Operating free-air temperature range, TA	TLC77xxM		-55	125	°C

 $\ddagger$  To ensure a low supply current, VIL should be kept < 0.3 V and VIH > VDD – 0.3 V.



SLVS087K - DECEMBER 1994 - REVISED JULY 1999

					1	LC77xx		
PARAMETER			TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT	
				$V_{DD} = 2 V$	1.8			
	High-level output voltage	I <sub>OH</sub> = -20 μ	A	V <sub>DD</sub> = 2.7 V	2.5			v
Vон	High-level output voltage			V <sub>DD</sub> = 4.5 V	4.3			v
		$I_{OH} = -2 \text{ m/}$	ł	$V_{DD} = 4.5 V$	3.7			
				$V_{DD} = 2 V$			0.2	
10.	Low-level output voltage	I <sub>OL</sub> = 20 μA		$V_{DD} = 2.7 V$			0.2	v
VOL	Low-level output voltage			V <sub>DD</sub> = 4.5 V			0.2	V
		$I_{OL} = 2 \text{ mA}$		$V_{DD} = 4.5 V$			0.5	
			TLC7701		1.04	1.1	1.16	
			TLC7725	1	2.18	2.25	2.32	
VIT−	SENSE (see Note 3)		TLC7703	$V_{DD} = 2 V \text{ to } 6 V$	2.56	2.63	2.70	V
			TLC7733		2.86	2.93	3	
			TLC7705	1	4.47	4.55	4.63	
			TLC7701	$V_{DD} = 2 V \text{ to } 6 V$		30		mV
	Hysteresis voltage, SENSE		TLC7725					
√ <sub>hys</sub>			TLC7703,			70		m\/
			TLC7733,	$V_{DD} = 2 V \text{ to } 6 V$		70		mV
			TLC7705	1				
V <sub>res</sub>	Power-up reset voltage‡		•	I <sub>OL</sub> = 20 μA			1	V
		RESIN		$V_{I} = 0 V \text{ to } V_{DD}$			2	
		CONTROL		$V_{I} = V_{DD}$		7	15	
I	Input current	rent SENSE		V <sub>I</sub> = 5 V		5	10	μA
		SENSE, TLO	7701 only	V <sub>I</sub> = 5 V			2	
DD	Supply current		$\label{eq:result} \begin{array}{l} \overline{\text{RESIN}} = \text{V}_{DD},\\ \text{SENSE} = \text{V}_{DD} \geq \text{V}_{ \text{T}}\text{max} + 0.2 \text{ V}\\ \text{CONTROL} = 0 \text{ V},  \text{Outputs open} \end{array}$		9	16	μΑ	
DD(d)	D(d) Supply current during t <sub>d</sub>			$\label{eq:VDD} \begin{array}{ll} V_{DD} = 5 \ V, & V_{CT} = 0 \ , \\ \hline RESIN = V_{DD}, & SENSE = V_{DD}, \\ \hline CONTROL = 0 \ V, & Outputs \ open \end{array}$		120	150	μA
CI	Input capacitance, SENSE			$V_{I} = 0 V \text{ to } V_{DD}$		50		pF

# electrical characteristics over recommended operating conditions (see Note 2) (unless otherwise noted)

<sup>†</sup> Typical values apply at  $T_A = 25^{\circ}C$ .

<sup>+</sup> The lowest supply voltage at which RESET becomes active. The symbol V<sub>res</sub> is not currently listed within EIA or JEDEC standards for semiconductor symbology. Rise time of V<sub>DD</sub>  $\ge$  15 µs/V.

NOTES: 2. All characteristics are measured with  $C_T$  = 0.1  $\mu F.$ 

3. To ensure best stability of the threshold voltage, a bypass capacitor (ceramic, 0.1 µF) should be connected near the supply terminals.



SLVS087K - DECEMBER 1994 - REVISED JULY 1999

#### electrical characteristics over recommended operating conditions (see Note 2) (unless otherwise noted)

PARAMETER						T	LC77xxN	1	
	PARAME	IER		TESTC	ONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
				V 2V	T <sub>A</sub> = 25°C	1.8			
				$V_{DD} = 2 V,$	$T_A = -55^{\circ}C$ to $125^{\circ}C$	1.7			
			٨		T <sub>A</sub> = 25°C	2.5			
	High-level output	I <sub>OH</sub> = -20 μ/	A	V <sub>DD</sub> = 2.7 V	$T_A = -55^{\circ}C$ to $125^{\circ}C$	2.3			V
VOH	voltage				T <sub>A</sub> = 25°C	4.3			V
				V <sub>DD</sub> = 4.5 V	$T_A = -55^{\circ}C$ to $125^{\circ}C$	4.2			
		1au - 2 m/			$T_A = 25^{\circ}C$	3.7			
		$I_{OH} = -2 \text{ mA}$	1	V <sub>DD</sub> = 4.5 V	$T_A = -55^{\circ}C$ to $125^{\circ}C$	3.6			
					$T_A = 25^{\circ}C$			0.2	
				$V_{DD} = 2 V$	$T_A = -55^{\circ}C$ to $125^{\circ}C$			0.2	
		<i>w</i> -level output $I_{OL} = 20 \ \mu A$			$T_A = 25^{\circ}C$			0.2	v
Va	Low-level output voltage			V <sub>DD</sub> = 2.7 V	$T_A = -55^{\circ}C$ to $125^{\circ}C$			0.2	
VOL		I <sub>OL</sub> = 2 mA		V <sub>DD</sub> = 4.5 V	$T_A = 25^{\circ}C$			0.2	
					$T_A = -55^{\circ}C$ to $125^{\circ}C$			0.2	
				V <sub>DD</sub> = 4.5 V	$T_A = 25^{\circ}C$			0.5	
				VDD = 4.5 V	$T_A = -55^{\circ}C$ to $125^{\circ}C$			0.5	
\/. <del>_</del>	Negative-going input the	reshold	TLC7733	$V_{DD} = 2 V \text{ to } 6 V$		2.86	2.93	3.1	V
VIT-	voltage, SENSE (see N	ote 3)	TLC7705			4.3	4.5	4.8	v
V <sub>hys</sub>	Hysteresis voltage, SEN	NSE		$V_{DD} = 2 V \text{ to } 6 V$	$V_{DD} = 2 V \text{ to } 6 V$		70		mV
V <sub>res</sub>	Power-up reset voltage	‡		I <sub>OL</sub> = 20 μA				1	V
		RESIN CONTROL		$V_I = 0 V \text{ to } V_{DD}$				2	
I.	Les for source			$V_{I} = V_{DD}$			7	15	
4	Input current	SENSE		V <sub>I</sub> = 5 V			5	10	μA
		SENSE, TLC	7701 only	V <sub>I</sub> = 5 V				2	
IDD	Supply current			$\label{eq:RESIN} \begin{array}{ c c } \hline \hline RESIN = V_{DD}, \\ SENSE = V_{DD} \geq V \\ CONTROL = 0 \ V, \end{array}$	′ <sub>IT</sub> max + 0.2 V Outputs open		9	16	μΑ
IDD(d)	Supply current during t	4	TLC7733	<u>V<sub>CT</sub> = </u> 0 , RESIN = V <sub>DD</sub> , CONTROL = 0 V,	V <sub>DD</sub> = 3.3 V			250	μA
יםם(מ)		ı 	TLC7705	SENSE = $V_{DD}$ , Outputs open	V <sub>DD</sub> = 5 V		120	150	μη
CI	Input capacitance, SEN	SE		$V_{I} = 0 V \text{ to } V_{DD}$			50		pF

<sup>†</sup> Typical values apply at  $T_A = 25^{\circ}C$ . <sup>‡</sup> The lowest supply voltage at which RESET becomes active. The symbol V<sub>res</sub> is not currently listed within EIA or JEDEC standards for semiconductor symbology. Rise time of  $V_{DD} \ge 15 \ \mu s/V$ .

NOTES: 2. All characteristics are measured with  $C_T = 0.1 \,\mu\text{F}$ .

3. To ensure best stability of the threshold voltage, a bypass capacitor (ceramic, 0.1 µF) should be placed near the supply terminals.



SLVS087K – DECEMBER 1994 – REVISED JULY 1999

		MEASUR	ED		Т	LC77xx		
	PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	ТҮР	МАХ	UNIT
td	Delay time	VI(SENSE) <sup>≥</sup> VIT+	RESET and RESET	$\label{eq:RESIN} \begin{array}{l} \overline{RESIN} = 0.7 \times V_{DD}, \\ \mbox{CONTROL} = 0.2 \times V_{DD}, \\ \mbox{C_T} = 100 \ \mbox{nF}, \\ \mbox{See timing diagram} \end{array}$	1.1	2.1	4.2	ms
<sup>t</sup> PLH	Propagation delay time, low-to-high-level output		DEOFT				20	
<sup>t</sup> PHL	Propagation delay time, high-to-low-level output	SENSE	RESET	$V_{IH} = V_{IT+}max + 0.2 V,$ $V_{IL} = V_{IT-}min - 0.2 V,$ $\overline{RESIN} = 0.7 \times V_{DD},$			5	
<sup>t</sup> PLH	Propagation delay time, low-to-high-level output	SENSE	RESET	CONTROL = $0.2 \times V_{DD}$ , CONTROL = $0.2 \times V_{DD}$ , CT = NC <sup>†</sup>			5	μs
<sup>t</sup> PHL	Propagation delay time, high-to-low-level output		RESET		2			
<sup>t</sup> PLH	Propagation delay time, low-to-high-level output						20	μs
<sup>t</sup> PHL	Propagation delay time, high-to-low-level output	RESIN	RESET	$V_{IH} = 0.7 \times V_{DD},$ $V_{IL} = 0.2 \times V_{DD},$			40	ns
<sup>t</sup> PLH	Propagation delay time, low-to-high-level output	RESIN	RESET	SENSE = $V_{IT+}max + 0.2 V$ , CONTROL = $0.2 \times V_{DD}$ , CT = NC <sup>†</sup>			45	110
<sup>t</sup> PHL	Propagation delay time, high-to-low-level output		RESET				20	μs
<sup>t</sup> PLH	Propagation delay time, low-to-high-level output	CONTROL	RESET	$\begin{split} & V_{IH} = 0.7 \times V_{DD}, \\ & V_{IL} = 0.2 \times V_{DD}, \\ & SENSE = V_{IT} + max + 0.2 \ V, \end{split}$			38	ns
<sup>t</sup> PHL	Propagation delay time, high-to-low-level output	CONTROL	REGET	$\frac{\text{SENSE}}{\text{RESIN}} = 0.7 \times \text{V}_{\text{DD}},$ CT = NC <sup>†</sup>			38	ns
	Low-level minimum pulse	SENSE		$V_{IH} = V_{IT+}max + 0.2 V,$ $V_{IL} = V_{IT-}min - 0.2 V,$	3			
	duration to switch RESET and RESET	RESIN		$V_{IL} = 0.2 \times V_{DD},$ $V_{IH} = 0.7 \times V_{DD}$	1			μs
tr	Rise time		RESET	10% to 90%		8		
t <sub>f</sub>	Fall time	1	and RESET	90% to 10%		4		ns/V

# switching characteristics at V\_DD = 5 V, R\_L = 2 k\Omega, C\_L = 50 pF, T\_A = 25°C

<sup>†</sup> NC = No capacitor, and includes up to 100-pF probe and jig capacitance.



SLVS087K – DECEMBER 1994 – REVISED JULY 1999

## switching characteristics at V\_DD = 5 V, R\_L = 2 k\Omega, C\_L = 50 pF


		MEASUR	//EASURED			TLC77xxM						
	PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	TA	MIN TYP		MAX	UNIT			
<sup>t</sup> d	Delay time	VI(SENSE) <sup>≥</sup> VIT+	RESET <u>and</u> RESET	$\begin{tabular}{l} \hline RESIN = 2.7 V, \\ CONTROL = 0.4 V, \\ C_T = 100 nF, \\ See timing diagram \end{tabular}$	25°C	1.1	2.1	4.2	ms			
					25°C			20				
+	Propagation delay time, low-to-high-level	SENSE	RESET	$V_{IL} = V_{IT+max} + 0.2 V,$ $V_{IL} = V_{IT-min} - 0.2 V,$ RESIN = 2.7 V,	Full range			24	μs			
tplh	output	SENSE		CONTROL = 0.4 V,	25°C			5				
			RESET	CT = NC <sup>†</sup>	Full range			7	μs			
					25°C			5				
+	Propagation delay time, high-to-low-level	SENSE	RESET	$V_{IL} = V_{IT+max} + 0.2 V,$ $V_{IL} = V_{IT-min} - 0.2 V,$ RESIN = 2.7 V,	Full range			7	μs			
<sup>t</sup> PHL	output	SENSE		CONTROL = 0.4 V,	25°C			20				
	·	- 				RESET	CT = NC <sup>†</sup>	Full range			24	μs
	Propagation delay time, low-to-high-level output	RESIN			25°C			20				
touu			RESET	V <sub>IH</sub> = 2.7 V, V <sub>IL</sub> = 0.4 V, SENSE = V <sub>IT+</sub> max + 0.2 V,	Full range			24	μs			
<sup>t</sup> PLH			RESET	CONTROL = 0.4 V,	25°C			45				
				CT = NC <sup>†</sup>	Full range			65	ns			
					25°C			40	-			
touu	Propagation delay time, high-to-low-level	RESIN	RESET	V <sub>IH</sub> = 2.7 V, V <sub>IL</sub> = 0.4 V, SENSE = V <sub>IT+</sub> max + 0.2 V,	Full range			60	ns			
<sup>t</sup> PHL	output	RESIN		CONTROL = 0.4 V, $CT = NC^{\dagger}$	25°C			20				
		RES	RESET		Full range			24	μs			
	Propagation delay				25°C			38				
<sup>t</sup> PLH	time, low-to-high-level output	CONTROL	RESET	V <sub>IL</sub> = 2.7 V, V <sub>IL</sub> = 0.4 V, SENSE = V <sub>IT+</sub> max + 0.2 V,	Full range			58	ns			
	Propagation delay	CONTROL	RESET	$\frac{SEINSE}{\text{RESIN}} = 2.7 \text{ V},$	25°C			38				
<sup>t</sup> PHL	time, high-to-low-level output			CT = NC <sup>†</sup>	Full range			58	ns			
	Low-level minimum	SENSE		$V_{IH} = V_{IT+}max + 0.2 V,$ $V_{IL} = V_{IT-}min - 0.2 V,$	Full	3						
	pulse duration	RESIN		V <sub>IL</sub> = 0.4 V, V <sub>IH</sub> = 2.7 V	range	1			μs			
t <sub>r</sub>	Rise time		RESET	10% to 90%	Full		8		<b>n</b> c//			
t <sub>f</sub>	Fall time		and RESET	T 90% to 10%			4		ns/V			

 $^{+}$  NC = No capacitor, and includes up to 100-pF probe and jig capacitance.



SLVS087K – DECEMBER 1994 – REVISED JULY 1999

## PARAMETER MEASUREMENT INFORMATION



NOTES: A. For switching characteristics, RL = 2 k $\Omega$ . B. CL = 50 pF includes jig and probe capacitance.









Figure 2. Input Pulse Definition Waveforms




SLVS087K – DECEMBER 1994 – REVISED JULY 1999



## **TYPICAL CHARACTERISTICS**



SLVS087K - DECEMBER 1994 - REVISED JULY 1999



### Figure 8

Sense Threshold Overdrive - mV



SLVS087K – DECEMBER 1994 – REVISED JULY 1999




Figure 9. Reset Controller in a Microcomputer System




Figure 10. Data Retention During Power Down Using Static CMOS RAMs




SLVS087K - DECEMBER 1994 - REVISED JULY 1999

#### MECHANICAL DATA

#### PLASTIC SMALL-OUTLINE PACKAGE





NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-012




SLVS087K - DECEMBER 1994 - REVISED JULY 1999

### **MECHANICAL DATA**

## FK (S-CQCC-N\*\*)

LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.
- E. Falls within JEDEC MS-004




SLVS087K - DECEMBER 1994 - REVISED JULY 1999

#### MECHANICAL DATA

#### **CERAMIC DUAL-IN-LINE PACKAGE**






NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL-STD-1835 GDIP1-T8



SLVS087K - DECEMBER 1994 - REVISED JULY 1999

MECHANICAL DATA



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.


C. Falls within JEDEC MS-001



SLVS087K - DECEMBER 1994 - REVISED JULY 1999

#### MECHANICAL DATA

#### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

PW (R-PDSO-G\*\*)




SLVS087K - DECEMBER 1994 - REVISED JULY 1999

**MECHANICAL DATA** 

#### U (S-GDFP-F10)

CERAMIC DUAL FLATPACK



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP1-F10 and JEDEC MO-092AA



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated