
SCAS206D - AUGUST 1991 - REVISED APRIL 1998

- Member of the Texas Instruments
 Widebus ™ Family
- Advanced BiCMOS Technology
- Independent Asynchronous Inputs and Outputs
- Two Separate 512 × 18 FIFOs Buffering Data in Opposite Directions
- Programmable Almost-Full/Almost-Empty Flags

- Empty, Full, and Half-Full Flags
- Fast Access Times of 12 ns With a 50-pF Load and Simultaneous Switching Data Outputs
- Supports Clock Rates up to 67 MHz
- Package Options Include 80-Pin Quad Flat (PH) and 80-Pin Thin Quad Flat (PN)
 Packages

PH PACKAGE (TOP VIEW)






Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments Incorporated.



SCAS206D - AUGUST 1991 - REVISED APRIL 1998



description

A FIFO memory is a storage device that allows data to be written into and read from its array at independent data rates. The SN74ABT7820 is arranged as two 512×18 -bit FIFOs for high speed and fast access times. It processes data at rates up to 67 MHz with access times of 12 ns in a bit-parallel format.

The SN74ABT7820 consists of bus-transceiver circuits, two 512×18 FIFOs, and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal FIFO memories. Enable inputs (GAB and GBA) control the transceiver functions. The SAB and SBA control inputs select whether real-time or stored data is transferred. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. Figure 1 illustrates the eight fundamental bus-management functions that can be performed with the SN74ABT7820.

The SN74ABT7820 is characterized for operation from 0°C to 70°C.



SCAS206D - AUGUST 1991 - REVISED APRIL 1998




Figure 1. Bus-Management Functions



512 × 18 × 2 STROBED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY SCAS206D - AUGUST 1991 - REVISED APRIL 1998

SELECT-MODE CONTROL TABLE

CON	ΓROL	OPERATION					
SBA	SAB	A BUS	B BUS				
L	L	Real-time B-to-A bus	Real-time A-to-B bus				
Н	L	FIFO B-to-A bus	Real-time A-to-B bus				
L	Н	Real-time B-to-A bus	FIFO A-to-B bus				
Н	Н	FIFO B-to-A bus	FIFO A-to-B bus				


OUTPUT-ENABLE CONTROL TABLE

CON	ΓROL	OPERATION					
GBA	GAB	A BUS	B BUS				
L	L	Isolation/input to A bus	Isolation/input to B bus				
Н	L	A bus enabled	Isolation/input to B bus				
L	Н	Isolation/input to A bus	B bus enabled				
Н	Н	A bus enabled	B bus enabled				

Figure 1. Bus-Management Functions (Continued)




logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the PH package.

SCAS206D - AUGUST 1991 - REVISED APRIL 1998

logic diagram (positive logic)






512 × 18 × 2 STROBED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY SCAS206D - AUGUST 1991 - REVISED APRIL 1998

Terminal Functions

TERMINAL	I/O	DESCRIPTION
A0-A17	I/O	Port-A data. The 18-bit bidirectional data port for side A.
AF/AEA	0	FIFO A almost-full/almost-empty flag. Depth-offset values can be programmed for AF/AEA or the default value of 128 can be used for both the almost-empty offset (X) and the almost-full offset (Y). AF/AEA is high when FIFO A contains X or fewer words or (512 – Y) or more words. AF/AEA is set high after FIFO A is reset.
AF/AEB	0	FIFO B almost-full/almost-empty flag. Depth-offset values can be programmed for AF/AEB or the default value of 128 can be used for both the almost-empty offset (X) and the almost-full offset (Y). AF/AEB is high when FIFO B contains X or fewer words or (512 – Y) or more words. AF/AEB is set high after FIFO B is reset.
B0-B17	I/O	Port-B data. The 18-bit bidirectional data port for side B.
EMPTYA	0	FIFO A empty flag. EMPTYA is low when FIFO A is empty and high when FIFO A is not empty. EMPTYA is set low after FIFO A is reset.
EMPTYB	0	FIFO B empty flag. EMPTYB is low when FIFO B is empty and high when FIFO B is not empty. EMPTYB is set low after FIFO B is reset.
FULLA	0	FIFO A full flag. FULLA is low when FIFO A is full and high when FIFO A is not full. FULLA is set high after FIFO A is reset.
FULLB	0	FIFO B full flag. FULLB is low when FIFO B is full and high when FIFO B is not full. FULLB is set high after FIFO B is reset.
GAB	I	Port-B output enable. B0-B17 outputs are active when GAB is high and in the high-impedance state when GAB is low.
GBA	I	Port-A output enable. A0-A17 outputs are active when GBA is high and in the high-impedance state when GBA is low.
HFA	0	FIFO A half-full flag. HFA is high when FIFO A contains 256 or more words and is low when FIFO A contains 255 or fewer words. HFA is set low after FIFO A is reset.
HFB	0	FIFO B half-full flag. HFB is high when FIFO B contains 256 or more words and is low when FIFO B contains 255 or fewer words. HFB is set low after FIFO B is reset.
LDCKA	I	FIFO A load clock. Data is written into FIFO A on a low-to-high transition of LDCKA when FULLA is high. The first word written into an empty FIFO A is sent directly to the FIFO A data outputs.
LDCKB	I	FIFO B load clock. Data is written into FIFO B on a low-to-high transition of LDCKB when FULLB is high. The first word written into an empty FIFO B is sent directly to the FIFO B data outputs.
PENA	I	FIFO A program enable. After reset and before a word is written into FIFO A, the binary value on A0-A7 is latched as an AF/AEA offset value when PENA is low and LDCKA is high.
PENB	I	FIFO B program enable. After reset and before a word is written into FIFO B, the binary value on B0-B7 is latched as an AF/AEB offset value when PENB is low and LDCKB is high.
RSTA	I	FIFO A reset. A low level on RSTA resets FIFO A forcing EMPTYA low, HFA low, FULLA high, and AF/AEA high.
RSTB	ı	FIFO B reset. A low level on RSTB resets FIFO B forcing EMPTYB low, HFB low, FULLB high, and AF/AEB high.
SAB	I	Port-B read select. SAB selects the source of B0 – B17 read data. A low level selects real-time data from A0 – A17. A high level selects the FIFO A output.
SBA	I	Port-A read select. SBA selects the source of A0 – A17 read data. A low level selects real-time data from B0 – B17. A high level selects the FIFO B output.
UNCKA	I	FIFO A unload clock. Data is read from FIFO A on a low-to-high transition of UNCKA when EMPTYA is high.
UNCKB	I	FIFO B unload clock. Data is read from FIFO B on a low-to-high transition of UNCKB when EMPTYB is high.



 $^{^{\}dagger}$ SAB = GAB = H, GBA = L Operation of FIFO B is identical to that of FIFO A.

Figure 2. Timing Diagram for FIFO A

CAS206D – AUGUST 1991 – REVISED APRIL 1998

offset values for AF/AE

The AF/AE flag of each FIFO has two programmable limits: the almost-empty offset value (X) and the almost-full offset value (Y). The offsets of a flag can be programmed from the input of its FIFO after it is reset and before any data is written to its memory. An AF/AE flag is high when its FIFO contains X or fewer words or (512 - Y) or more words.

To program the offset values for AF/AEA, program enable (PENA) can be brought low after FIFO A is reset and only when LDCKA is low. On the following low-to-high transition of LDCKA, the binary value on A0–A7 is stored as the almost-empty offset value (X) and the almost-full offset value (Y). Holding PENA low for another low-to-high transition of LDCKA reprograms Y to the binary value on A0–A7 at the time of the second LDCKA low-to-high transition.

 \overline{PENA} can be brought back high only when LDCKA is low during the first two LDCKA cycles. \overline{PENA} can be brought high at any time after the second LDCKA pulse returns low. A maximum value of 255 can be programmed for either X or Y (see Figure 3). To use the default values of X = Y = 128 for AF/AEA, \overline{PENA} must be tied high. No data is stored in the FIFO when its AF/AE offsets are programmed. The AF/AEB flag is programmed in the same manner. \overline{PENB} enables LDCKB to program the AF/AEB offset values taken from B0-B7.




Figure 3. Programming X and Y Separately for AF/AEA

$\begin{array}{c} \text{SN74ABT7820} \\ \text{512} \times \text{18} \times \text{2} \end{array}$

STROBED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY

SCAS206D - AUGUST 1991 - REVISED APRIL 1998

absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage range, V _{CC}	0.5 V to 7 V
Input voltage range, V _I (see Note 1)	
Voltage range applied to any output in the high state or power-off state, VO	0.5 V to 5.5 V
Current into any output in the low state, I _O	48 mA
Input clamp current, I _{IK} (V _I < 0)	–18 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Package thermal impedance, θ _{JA} (see Note 2): PH package	76°C/W
PN package	62°C/W
Storage temperature range, T _{stg}	-65° C to 150° C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2			V
V _{IL}	Low-level input voltage			0.8	V
VI	Input voltage	0		VCC	V
ЮН	High-level output current			-12	mA
loL	Low-level output current			24	mA
Δt/Δν	Input transition rise or fall rate			5	ns/V
TA	Operating free-air temperature	0		70	°C



NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

^{2.} The package thermal impedance is calculated in accordance with JESD 51.

SCAS206D - AUGUST 1991 - REVISED APRIL 1998

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER		TEST	MIN	TYP [†]	MAX	UNIT			
VIK		V _{CC} = 4.5 V,	$I_{I} = -18 \text{ mA}$			-1.2	V			
		$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -3 \text{ mA}$			2.5				
VOH		V _{CC} = 5 V,	$I_{OH} = -3 \text{ mA}$			3			V	
		$V_{CC} = 4.5 \text{ V},$	I _{OH} = - 12 mA	2						
VOL		$V_{CC} = 4.5 \text{ V},$	$I_{OL} = 24 \text{ mA}$					0.55	V	
lį		V _{CC} = 5.5 V,	V _I = V _{CC} or GN	ND			±5	μΑ		
loz _H ‡		V _{CC} = 5.5 V,	$= 5.5 \text{ V}, \qquad \text{V}_{\text{O}} = 2.7 \text{ V}$					50	μΑ	
l _{OZL} ‡		$V_{CC} = 5.5 \text{ V},$	$5.5 \text{ V}, \qquad \text{V}_{\text{O}} = 0.5 \text{ V}$					-50	μΑ	
IO§		V _{CC} = 5.5 V,	V _O = 2.5 V				-100	-180	mA	
					Outputs high			15		
ICC		$V_{CC} = 5.5 \text{ V},$ I	$I_{O} = 0$,	$V_I = V_{CC}$ or GND	Outputs low			95	mA	
					Outputs disabled			15		
Ci	Control inputs	V _I = 2.5 V or 0.5		6		pF				
Со	Flags V _O = 2.5 V or 0.5 V						4		pF	
C _{io}	A or B ports	$V_0 = 2.5 \text{ V or } 0.$	5 V				8		pF	

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 2 through 4)

			'ABT78	320-15	'ABT78	320-20	'ABT78	320-25	'ABT7820-30		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNII
f _{clock}	Clock freque	ency		67		50		40		33	MHz
		LDCKA, LDCKB high	4		6		9		11		
		LDCKA, LDCKB low	4		6		9		11		
t _W	Pulse duration	UNCKA, UNCKB high	4		6		9		11		ns
	duration	UNCKA, UNCKB low	4		6		9		11		
		RSTA, RSTB low	6		8		10		12		
		A0-A17 before LDCKA↑ and B0-B17 before LDCKB↑	3		4		4		4		
t _{su}	Setup time	PENA before LDCKA↑ and PENB before LDCKB↑	5		5		5		5		ns
		LDCKA inactive before RSTA high and LDCKB inactive before RSTB high	3		3		4		4		
		A0-A17 after LDCKA↑ and B0-B17 after LDCKB↑	0		0		0		0		
th	Hold time	PENA after LDCKA low and PENB after LDCKB low	2		2		2		2		ns
		LDCKA inactive after RSTA high and LDCKB inactive after RSTB high	3		3		4		4		

[†] The parameters I_{OZH} and I_{OZL} include the input leakage current.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

STROBED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY SCAS206D – AUGUST 1991 – REVISED APRIL 1998

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figure 5)


DADAMETED	FROM	то	'A(CT7820-	15	'ACT78	320-20	'ACT78	320-25	'ACT7820-30		UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	MIN	MAX	ONIT
f _{max}	LDCK, UNCK		67			50		40		33.3		MHz
	LDCKA↑, LDCKB↑	B/A	4		14	4	15	4	18	4	20	ns
^t pd	UNCKA↑, UNCKB↑	B/A	4	9	12	4	13.5	4	15	4	17	115
t _{pd} ‡	UNCKA↑, UNCKB↑	B/A		8								ns
^t PLH	LDCKA↑, LDCKB↑	EMPTYA,	4		14	4	15	4	17	4	19	
^t PHL	UNCKA↑, UNCKB↑	EMPTYB	4		13	4	14	4	16	4	18	ns
^t PHL	RSTA low, RSTB low	EMPTYA, EMPTYB	6		16	6	16	6	18	6	20	ns
^t PHL	LDCKA↑, LDCKB↑	FULLA, FULLB	6		13	6	14	6	16	6	18	ns
tour	UNCKA↑, UNCKB↑	FULLA,	6		15	6	15	6	17	6	19	ns
^t PLH	RSTA low, RSTB low	FULLB	8		20	8	20	8	22	8	22	115
	LDCKA↑, LDCKB↑	AF/AEA,	8		16	8	17	8	18	8	20	200
^t pd	UNCKA↑, UNCKB↑	AF/AEB	8		16	8	17	8	18	8	20	ns
^t PLH	RSTA low, RSTB low	AF/AEA, AF/AEB	2		12	2	14	2	16	2	18	ns
^t PLH	LDCKA↑, LDCKB↑	HFA, HFB	8		15	8	15	8	17	8	19	ns
	UNCKA, UNCKB		8		15	8	15	8	17	8	19	
^t PHL	RSTA low, RSTB low	HFA, HFB	2		12	2	14	2	16	2	18	ns
+	SAB/SBA§	B/A	2		10	2	11	2	12	2	14	ns
^t pd	A/B	D/A	2		9	2	10	2	11	2	13	115
t _{en}	GBA/GAB	A/B	2		6.5	2	8	2	10	2	12	ns
^t dis	GBA/GAB	A/B	2		11	2	12	2	13	2	14	ns

[†] All typical values are at 5 V, T_A = 25°C. ‡ This parameter is measured with a 30-pF load (see Figure 5).

[§] These parameters are measured with the internal output state of the storage register opposite that of the bus input.

SCAS206D - AUGUST 1991 - REVISED APRIL 1998

PARAMETER MEASUREMENT INFORMATION



NOTE A: C_L includes probe and jig capacitance.

Figure 4. Load Circuit and Voltage Waveforms



TYPICAL CHARACTERISTICS

PROPAGATION DELAY TIME vs LOAD CAPACITANCE




Figure 5

SUPPLY CURRENT vs




Figure 6



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated