

SN74ALS233B

16 × 5 ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY

SCAS253B – MARCH 1990 – REVISED APRIL 1998

- Independent Asynchronous Inputs and Outputs
- 16 Words by 5 Bits
- Data Rates From up to 40 MHz
- Fall-Through Time 14 ns Typ
- 3-State Outputs
- Package Options Include Plastic Small-Outline Package (DW), Plastic Chip Carriers (FN), and Standard Plastic 300-mil DIPs (N)

description

This 80-bit memory uses advanced low-power Schottky technology and features high speed and a fast fall-through time. It is organized as 16 words by 5 bits.



A FIFO memory is a storage device that allows data to be written into and read from its array at independent data rates. This FIFO is designed to process data at rates up to 40 MHz in a bit-parallel format, word by word.

Data is written into memory on a low-to-high transition at the load clock (LDCK) input and is read out on a low-to-high transition at the unload clock (UNCK) input. The memory is full when the number of words clocked in exceeds by 16 the number of words clocked out. When the memory is full, LDCK signals have no effect. When the memory is empty, UNCK signals have no effect.

Status of the FIFO memory is monitored by the $\overline{\text{FULL}}$, $\overline{\text{EMPTY}}$, $\overline{\text{FULL-1}}$, and $\overline{\text{EMPTY+1}}$ output flags. The $\overline{\text{FULL}}$ output is low when the memory is full and high when it is not full. The $\overline{\text{FULL-1}}$ output is low when the memory contains 15 data words. The $\overline{\text{EMPTY}}$ output is low when the memory is empty and high when it is not empty. The $\overline{\text{EMPTY+1}}$ output is low when one word remains in memory.

A low level on the reset ($\overline{\text{RST}}$) input resets the internal stack control pointers and also sets $\overline{\text{EMPTY}}$ low and sets $\overline{\text{FULL}}$, $\overline{\text{FULL-1}}$, and $\overline{\text{EMPTY+1}}$ high. The Q outputs are not reset to any specific logic level. The first low-to-high transition on LDCK, after either a $\overline{\text{RST}}$ pulse or from an empty condition, causes $\overline{\text{EMPTY}}$ to go high and the data to appear on the Q outputs. It is important to note that the first word does not have to be unloaded. Data outputs are noninverting with respect to the data inputs and are at high impedance when the output-enable (OE) input is low. OE does not affect the output flags. Cascading is easily accomplished in the word-width direction but is not possible in the word-depth direction.

The SN74ALS233B is characterized for operation from 0°C to 70°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


Copyright © 1998, Texas Instruments Incorporated

SN74ALS233B

16 × 5 ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY

SCAS253B – MARCH 1990 – REVISED APRIL 1998

logic symbol†




† This symbol is in accordance with ANSI/IEEE Standard 91-1984 and IEC Publication 617-12. The symbol is functionally accurate but does not show the details of implementation; for these, see the logic diagram. The symbol represents the memory as if it were controlled by a single counter whose content is the number of words stored at the time. Output data is invalid when the counter content (CT) is 0.

SN74ALS233B

16 × 5 ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY

SCAS253B – MARCH 1990 – REVISED APRIL 1998

logic diagram (positive logic)




SN74ALS233B

16 × 5 ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY

SCAS253B – MARCH 1990 – REVISED APRIL 1998

timing diagram



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V_{CC}	7 V
Input voltage, V_I	7 V
Voltage applied to a disabled 3-state output	5.5 V
Package thermal impedance, θ_{JA} (see Note 1): DW package	97°C/W
FN package	83°C/W
N package	67°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALS233B

16 × 5 ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY

SCAS253B – MARCH 1990 – REVISED APRIL 1998

recommended operating conditions (see Note 2)

		MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage	4.5	5	5.5	V
V _{IH}	High-level input voltage	2			V
V _{IL}	Low-level input voltage			0.8	V
I _{OH}	High-level output current	Q outputs		-1.6	mA
		Status flags		-0.4	
I _{OL}	Low-level output current	Q outputs		24	mA
		Status flags		8	
T _A	Operating free-air temperature	0		70	°C

NOTE 2: To ensure proper operation of this high-speed FIFO device, it is necessary to provide a clean signal to the LDCK and UNCK clock inputs. Any excessive noise or glitching on the clock inputs that violates the V_{IL}, V_{IH}, or minimum pulse duration limits can cause a false clock or improper operation of the internal read and write pointers.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP†	MAX	UNIT
V _{IK}		V _{CC} = 4.5 V,	I _I = -18 mA			-1.2	V
V _{OH}	Q outputs	V _{CC} = 4.5 V,	I _{OH} = -2.6 mA	2.4	3.2		V
	Status flags	V _{CC} = 4.5 V to 5.5 V,	I _{OH} = -0.4 mA	V _{CC} -2			
V _{OL}	Q outputs	V _{CC} = 4.5 V	I _{OL} = 12 mA	0.25	0.4	V	
			I _{OL} = 24 mA	0.35	0.5		
	Status flags	V _{CC} = 4.5 V	I _{OL} = 4 mA	0.25	0.4		
			I _{OL} = 8 mA	0.35	0.5		
I _{OZH}		V _{CC} = 5.5 V,	V _O = 2.7 V			20	μA
I _{OZL}		V _{CC} = 5.5 V,	V _O = 0.4 V			-20	μA
I _I		V _{CC} = 5.5 V,	V _I = 7 V			0.1	mA
I _{IH}		V _{CC} = 5.5 V,	V _I = 2.7 V			20	μA
I _{IL}		V _{CC} = 5.5 V,	V _I = 0.4 V			-0.2	mA
I _{O‡}		V _{CC} = 5.5 V,	V _O = 2.25 V	-30		-112	mA
I _{CC}		V _{CC} = 5.5 V			88	133	mA

† All typical values are at V_{CC} = 5 V, T_A = 25°C.

‡ The output conditions have been chosen to produce a current that closely approximates one-half of the true short-circuit output current, I_{OS}.



SN74ALS233B

16 × 5 ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY

SCAS253B – MARCH 1990 – REVISED APRIL 1998

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

		MIN	NOM	MAX	UNIT
f_{clock} Clock frequency	LDCK			40	MHz
	UNCK			40	
t_w Pulse duration	$\overline{\text{RST}}$ low	18			ns
	LDCK low	15			
	LDCK high	10			
	UNCK low	15			
	UNCK high	10			
t_{su} Setup time	Data before LDCK \uparrow	8			ns
	$\overline{\text{RST}}$ (inactive) before LDCK \uparrow	5			
	LDCK (inactive) before $\overline{\text{RST}}$ \uparrow	5			
t_h Hold time	Data after LDCK \uparrow	5			ns

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	MAX	UNIT
f_{max}	LDCK, UNCK		40		MHz
t_{pd}	LDCK \uparrow	Any Q	6	32	ns
	UNCK \uparrow		6	30	
t_{PLH}	LDCK \uparrow	$\overline{\text{EMPTY}}$	5	25	ns
t_{PHL}	UNCK \uparrow	$\overline{\text{EMPTY}}$	6	27	ns
	$\overline{\text{RST}}$ \downarrow		5	25	
t_{pd}	LDCK \uparrow	$\overline{\text{EMPTY}+1}$	7	34	ns
	UNCK \uparrow		7	34	
t_{PLH}	$\overline{\text{RST}}$ \downarrow	$\overline{\text{EMPTY}+1}$	8	31	ns
t_{pd}	LDCK \uparrow	$\overline{\text{FULL}-1}$	9	33	ns
	UNCK \uparrow		8	32	
t_{PLH}	$\overline{\text{RST}}$ \downarrow	$\overline{\text{FULL}-1}$	11	32	ns
t_{PHL}	LDCK \uparrow	$\overline{\text{FULL}}$	6	27	ns
t_{PLH}	UNCK \uparrow	$\overline{\text{FULL}}$	5	25	ns
	$\overline{\text{RST}}$ \downarrow		9	30	
t_{en}	OE \uparrow	Q	2	15	ns
t_{dis}	OE \downarrow	Q	1	15	ns




SN74ALS233B

16 × 5 ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY


SCAS253B – MARCH 1990 – REVISED APRIL 1998

PARAMETER MEASUREMENT INFORMATION




PARAMETER	S1	
t_{en}	t_{pZH}	Open
	t_{pZL}	Closed
t_{dis}	t_{pHZ}	Open
	t_{pLZ}	Closed
t_{pd}	t_{pLH}	Open
	t_{pHL}	Open


LOAD CIRCUIT FOR 3-STATE OUTPUTS




VOLTAGE WAVEFORMS SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS PULSE DURATION



VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: $PRR \leq 1 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2 \text{ ns}$, $t_f \leq 2 \text{ ns}$.
 D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.