
SLVS224 - NOVEMBER 1999

- Floating Bootstrap or Ground-Reference High-Side Driver
- Active Deadtime Control
- 50-ns Max Rise/Fall Times With 3.3-nF Load
- 2-A Min Peak Output Current
- 4.5-V to 15-V Supply Voltage Range
- TTL-Compatible Inputs
- Internal Schottky Bootstrap Diode
- Low Supply Current . . . 3 mA Typ
- Ideal for High-Current Single- or Multiphase Applications
- –40°C to 125°C Junction-Temperature Operating Range



description

The TPS2836 and TPS2837 are MOSFET drivers for synchronous-buck power stages. These devices are ideal for designing a high-performance power supply using a switching controller that does not include suitable on-chip MOSFET drivers. The drivers are designed to deliver minimum 2-A peak currents into large capacitive loads. The high-side driver can be configured as ground-reference or as floating-bootstrap. An adaptive dead-time control circuit eliminates shoot-through currents through the main power FETs during switching transitions and provides high efficiency for the buck regulator.

The TPS2836 has a noninverting input, while the TPS2837 has an inverting input. These drivers, available in 8-terminal SOIC packages, operate over a junction temperature range of –40°C to 125°C.

AVAILABLE OPTIONS

	PACKAGED DEVICES
ТЈ	SOIC (D)
–40°C to 125°C	TPS2836D TPS2837D


The D package is available taped and reeled. Add R suffix to device type (e.g., TPS2836DR)



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



functional block diagram



Terminal Functions

TERMII	NAL	1/0	DESCRIPTION
NAME	NO.	"	DESCRIPTION
воот	8	I	Bootstrap terminal. A ceramic capacitor is connected between BOOT and BOOTLO to develop the floating bootstrap voltage for the high-side MOSFET. The capacitor value is typically between 0.1 μF and 1 μF.
BOOTLO	6	0	This terminal connects to the junction of the high-side and low-side MOSFETs.
DT	3	П	Deadtime control terminal. Connect DT to the junction of the high-side and low-side MOSFETs
HIGHDR	7	0	Output drive for the high-side power MOSFET
IN	1	ı	Input signal to the MOSFET drivers (noninverting input for the TPS2836; inverting input for the TPS2837).
LOWDR	5	0	Output drive for the low-side power MOSFET
PGND	2		Power ground. Connect to the FET power ground.
Vcc	4	П	Input supply. Recommended that a 1 μF capacitor be connected from V _{CC} to PGND.



SLVS224 - NOVEMBER 1999

detailed description

low-side driver

The low-side driver is designed to drive low $r_{DS(on)}$ N-channel MOSFETs. The current rating of the driver is 2 A, source and sink.

high-side driver

The high-side driver is designed to drive low $r_{DS(on)}$ N-channel MOSFETs. The current rating of the driver is 2 A, source and sink. The high-side driver can be configured as a ground-reference driver or a floating bootstrap driver. The internal bootstrap diode, is a Schottky for improved drive efficiency. The maximum voltage that can be applied between the BOOT terminal and ground is 30 V.

dead-time (DT) control

Dead-time control prevents shoot-through current from flowing through the main power FETs during switching transitions by controlling the turnon times of the MOSFET drivers. The high-side driver is not allowed to turn on until the gate drive voltage to the low-side FET is low, and the low-side driver is not allowed to turn on until the voltage at the junction of the power FETs (Vdrn) is low; the TTL-compatible DT terminal connects to the junction of the power FETs.

IN

The IN terminal is a TTL-compatible digital terminal that is the input control signal for the drivers. The TPS2836 has a noninverting input; the TPS2837 has an inverting input.



SLVS224 - NOVEMBER 1999

absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage range, V _{CC} (see Note 1)	0.3 V to 16 V
Input voltage range: BOOT to PGND (high-side driver ON)	0.3 V to 30 V
BOOTLO to PGND	0.3 V to 16 V
BOOT to BOOTLO	0.3 V to 16 V
IN	0.3 V to 16 V
DT	0.3 V to 30 V
Continuous total power dissipation	See Dissipation Rating Table
Operating virtual junction temperature range, T _J	–40°C to 125°C
Storage temperature range, T _{Stq}	–65°C to 150°C
Lead temperature soldering 1,6 mm (1/16 inch) from case for 10 seconds	260°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. Unless otherwise specified, all voltages are with respect to PGND.

DISSIPATION RATING TABLE

	PACKAGE	$T_{\mbox{\scriptsize A}} \leq 25^{\circ}\mbox{\scriptsize C}$ POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING
I	D	580 mW	5.8 mW/°C	320 mW	232 mW

recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage,	Vcc	4.5		15	V
Input voltage	BOOT to PGND	4.5		28	V

electrical characteristics over recommended operating virtual junction temperature range, V_{CC} = 6.5 V, C_L = 3.3 nF (unless otherwise noted)

supply current

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
VCC	Supply voltage range			4.5		15	V
Vcc	Quiescent current	V _{CC} =15 V,	V(ENABLE) = LOW			100	
Vcc	Quiescent current	V _{CC} =15 V,	V(ENABLE) = HIGH		300	400	μΑ
Vcc	Quiescent current	V_{CC} =12 V, f_{SWX} = 200 kHz, C_{HIGHDR} = 50 pF,	BOOTLO grounded, CLOWDR = 50 pF, See Note 2		3		mA

NOTE 2: Ensured by design, not production tested.



electrical characteristics over recommended operating virtual junction temperature range, $V_{CC} = 6.5 \text{ V}, C_L = 3.3 \text{ nF (unless otherwise noted) (continued)}$

output drivers

	PARAMETER	₹	TEST CONDIT	TIONS	MIN	TYP	MAX	UNIT	
		Duty cycle < 2%,	VBOOT - VBOOTLO = 4.5 V	, VHIGHDR = 4 V	0.7	1.1			
	High-side sink (see Note 4)	t _{pw} < 100 μs	VBOOT - VBOOTLO = 6.5 V	, VHIGHDR = 5 V	1.1	1.5		Α	
Peak output-	(300 14010 4)	(see Note 3)	VBOOT - VBOOTLO = 12 V,	VHIGHDR = 10.5 V	2	2.4			
	High-side	Duty cycle < 2%,	VBOOT - VBOOTLO = 4.5 V	, VHIGHDR = 0.5V	1.2	1.4			
	source	t _{pW} < 100 μs	$V_{BOOT} - V_{BOOTLO} = 6.5 V$, V _{HIGHDR} = 1.5 V	1.3	1.6		Α	
Peak output-	(see Note 4)	(see Note 3)	V _{BOOT} – V _{BOOTLO} = 12 V,	V _{HIGHDR} = 1.5 V	2.3	2.7			
current		Duty cycle < 2%,	$V_{CC} = 4.5 \text{ V},$	V _{LOWDR} = 4 V	1.3	1.8			
	Low-side sink (see Note 4)	t _{pw} < 100 μs	$V_{CC} = 6.5 \text{ V},$	V _{LOWDR} = 5 V	2	2.5		Α	
	(300 14010 4)	(see Note 3)	V _{CC} = 12 V,	V _{LOWDR} = 10.5 V	3	3.5			
	Low-side source (see Note 4)	Duty cycle < 2%, t _{pw} < 100 μs (see Note 3)	V _{CC} = 4.5 V,	V _{LOWDR} = 0.5V	1.4	1.7		А	
			V _{CC} = 6.5 V,	V _{LOWDR} = 1.5 V	2	2.4			
			V _{CC} = 12 V,	V _{LOWDR} = 1.5 V	2.5	3			
			VBOOT - VBOOTLO = 4.5 V	, VHIGHDR = 0.5 V			5		
	High-side sink (see Note 4)		VBOOT - VBOOTLO = 6.5 V	, VHIGHDR = 0.5 V			5	- I	
			VBOOT - VBOOTLO = 12 V,	VHIGHDR = 0.5 V			5		
			VBOOT - VBOOTLO = 4.5 V	, VHIGHDR = 4 V			75		
	High-side source (see Note 4)		$V_{BOOT} - V_{BOOTLO} = 6.5 \text{ V}, V_{HIGHDR} = 6 \text{ V}$				75	Ω	
Output			$V_{BOOT} - V_{BOOTLO} = 12 \text{ V}, V_{HIGHDR} = 11.5 \text{ V}$				75		
resistance			V _{DRV} = 4.5 V,	V _{LOWDR} = 0.5 V			9		
	Low-side sink (se	ee Note 4)	V _{DRV} = 6.5 V	V _{LOWDR} = 0.5 V			7.5	Ω	
			V _{DRV} = 12 V,	V _{LOWDR} = 0.5 V			6		
			V _{DRV} = 4.5 V,	V _{LOWDR} = 4 V			75		
	Low-side source	(see Note 4)	V _{DRV} = 6.5 V,	V _{LOWDR} = 6 V			75	Ω	
			V _{DRV} = 12 V,	V _{LOWDR} = 11.5 V			75		

NOTES: 3. Ensured by design, not production tested.

deadtime

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
LOWDR	High-level input voltage	Over the Vee range (see Note 3)	0.7V _{CC}			V
LOWDR	Low-level input voltage	Over the V _{CC} range (see Note 3)			1	V
DT	High-level input voltage		0.7V _{CC}			V
וטו	Low-level input voltage	Over the V _{CC} range			1	V

NOTE 3: Ensured by design, not production tested.

digital control terminals (IN)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
High-level input voltage		2			V
Low-level input voltage	Over the VCC range			1	V



^{4.} The pullup/pulldown circuits of the drivers are bipolar and MOSFET transistors in parallel. The peak output current rating is the combined current from the bipolar and MOSFET transistors. The output resistance is the $r_{DS(on)}$ of the MOSFET transistor when the voltage on the driver output is less than the saturation voltage of the bipolar transistor.

SLVS224 - NOVEMBER 1999


switching characteristics over recommended operating virtual junction temperature range, C_L = 3.3 nF (unless otherwise noted)

PA	RAMETER	TEST	CONDITIONS	MIN	TYP I	VIAX	UNIT		
		V _{BOOT} = 4.5 V,	V _{BOOTLO} = 0 V			60			
Rise time	HIGHDR output (see Note 3)	$V_{BOOT} = 6.5 V$	V _{BOOTLO} = 0 V			50	ns		
		V _{BOOT} = 12 V,	V _{BOOTLO} = 0 V			50			
		$V_{CC} = 4.5 \text{ V}$				40			
	LOWDR output (see Note 3)	V _{CC} = 6.5 V				30	ns		
		V _{CC} = 12 V				30			
		V _{BOOT} = 4.5 V,	VBOOTLO = 0 V			50			
	HIGHDR output (see Note 3)	$V_{BOOT} = 6.5 V$	V _{BOOTLO} = 0 V			40	ns		
Fall time		V _{BOOT} = 12 V,	V _{BOOTLO} = 0 V			40			
raii time	LOWDR output (see Note 3)	V _{CC} = 4.5 V				40			
		V _{CC} = 6.5 V				30	ns		
		V _{CC} = 12 V				30			
	HIGHDR going low (excluding deadtime) (see Note 3)	$V_{BOOT} = 4.5 V$	V _{BOOTLO} = 0 V			95			
		$V_{BOOT} = 6.5 V$	V _{BOOTLO} = 0 V			80	ns		
Propagation delay time		V _{BOOT} = 12 V,	V _{BOOTLO} = 0 V			65			
Fropagation delay time		$V_{BOOT} = 4.5 V$	V _{BOOTLO} = 0 V			80			
	LOWDR going high (excluding deadtime) (see Note 3)	$V_{BOOT} = 6.5 V$	V _{BOOTLO} = 0 V			70	ns		
	(555 11515 5)	V _{BOOT} = 12 V,	V _{BOOTLO} = 0 V			60			
	LOWD	V _{CC} = 4.5 V				80			
Propagation delay time	LOWDR going low (excluding deadtime) (see Note 3)	V _{CC} = 6.5 V				70	ns		
		V _{CC} = 12 V				60			
	DT to LOWDR and LOWDR to	V _{CC} = 4.5 V		40		170			
Driver nonoverlap time	HIGHDR (see Note 3)	V _{CC} = 6.5 V		25		135	ns		
	(,	V _{CC} = 12 V		15		85			

NOTE 3: Ensured by design, not production tested.



TYPICAL CHARACTERISTICS



25 50 75 100 125 T_J – Junction Temperature – °C Figure 3

Low Side

25

20

15 10

-50

-25




Figure 4

TYPICAL CHARACTERISTICS


150

140

20

5 6

LOW-TO-HIGH PROPAGATION DELAY TIME vs SUPPLY VOLTAGE, LOW TO HIGH LEVEL 150 t PLH - Low-to-High Propagation Delay Time - ns C_L = 3.3 nF 140 T_J = 25 °C 130 120 110 100 90 80 70 60 Low Side 50 40 30 20 6 9 10 11 12 V_{CC} - Supply Voltage - V



HIGH-TO-LOW PROPAGATION DELAY TIME

SUPPLY VOLTAGE, HIGH TO LOW LEVEL

C_L = 3.3 nF


 $T_J = 25 \, ^{\circ}C$

Figure 6

8 9 10 11 12 13

LOW-TO-HIGH PROPAGATION DELAY TIME

Figure 5



HIGH-TO-LOW PROPAGATION DELAY TIME

V_{CC} - Supply Voltage - V






Figure 8


TYPICAL CHARACTERISTICS






TYPICAL CHARACTERISTICS








10.00

V_{CC} - Supply Voltage - V

Figure 15

12.00

14.00



16.00

1.00

4.00

6.00

APPLICATION INFORMATION

Figure 17 shows the circuit schematic of a 100-kHz synchronous-buck converter implemented with a TL5001A pulse-width-modulation (PWM) controller and a TPS2837 driver. The converter operates over an input range from 4.5 V to 12 V and has a 3.3 V output. The circuit can supply 3 A continuous load and the transient load is 5 A. The converter achieves an efficiency of 94% for $V_{IN} = 5$ V, $I_{load} = 1$ A, and 93% for $V_{IN} = 5$ V, $I_{load} = 3$ A.




Figure 17. 3.3 V 3 A Synchronous-Buck Converter Circuit

SLVS224 - NOVEMBER 1999

APPLICATION INFORMATION

Great care should be taken when laying out the pc board. The power-processing section is the most critical and will generate large amounts of EMI if not properly configured. The junction of Q1, Q2, and L1 should be very tight. The connection from Q1 drain to the positive sides of C5, C10, and C11 and the connection from Q2 source to the negative sides of C5, C10, and C11 should be as short as possible. The negative terminals of C7 and C12 should also be connected to Q2 source.

Next, the traces from the MOSFET driver to the power switches should be considered. The BOOTLO signal from the junction of Q1 and Q2 carries the large gate drive current pulses and should be as heavy as the gate drive traces. The bypass capacitor (C14) should be tied directly across V_{CC} and PGND.

The next most sensitive node is the FB node on the controller (terminal 4 on the TL5001A). This node is very sensitive to noise pick-up and should be isolated from the high-current power stage and be as short as possible. The ground around the controller and low-level circuitry should be tied to the power ground as the output. If these three areas are properly laid out, the rest of the circuit should not have other EMI problems and the power supply will be relatively free of noise.




MECHANICAL DATA

D (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14 PIN SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-012

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated