SLVS195B - JANUARY 1999 - REVISED SEPTEMBER 1999

- Floating Bootstrap or Ground-Reference High-Side Driver
- Active Deadtime Control
- 50-ns Max Rise/Fall Times and 100-ns Max Propagation Delay — 3-nF Load
- Ideal for High-Current Single or Mutiphase Applications
- 2.4-A Typ Peak Output Current
- 4.5-V to 15-V Supply Voltage Range
- Internal Schottky Bootstrap Diode
- Low Supply Current . . . 3–mA Typ
- -40°C to 125°C Junction-Temperature Operating Range

description

The TPS2832 and TPS2833 are MOSFET drivers for synchronous-buck power stages. These devices are ideal for designing a high-performance power supply using a switching controller that does not include suitable MOSFET drivers on the chip. The drivers are designed to deliver 2.4-A peak currents into large capacitive loads. Higher currents can be controlled by using multiple drivers in a multiphase configuration. The high-side driver can be configured as a ground-reference driver or as a floating bootstrap driver. An adaptive dead-time control circuit eliminates shoot-through currents through the main power FETs during switching transitions and provides high efficiency for the buck regulator.

The TPS2832 has a noninverting input. The TPS2833 has an inverting input. The TPS2832/33 drivers, available in 8-terminal SOIC packages, operate over a junction temperature range of –40°C to 125°C.

AVAILABLE OPTIONS

	PACKAGED DEVICES
TJ	SOIC (D)
–40°C to 125°C	TPS2832D TPS2833D

The D package is available taped and reeled. Add R suffix to device type (e.g., TPS2830DR)




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SLVS195B - JANUARY 1999 - REVISED SEPTEMBER 1999

functional block diagram



Terminal Functions

TERMIN	NAL	1/0	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
воот	8	I	Bootstrap terminal. A ceramic capacitor is connected between BOOT and BOOTLO terminals to develop the floating bootstrap voltage for the high-side MOSFET. The capacitor value is typically between 0.1 μF and 1 μF . A 1-M Ω resistor should be connected across the bootstrap capacitor to provide a discharge path when the driver has been powered down.
BOOTLO	6	0	This terminal connects to the junction of the high-side and low-side MOSFETs.
DT	3	ı	Deadtime control terminal. Connect DT to the junction of the high-side and low-side MOSFETs
HIGHDR	7	0	Output drive for the high-side power MOSFET
IN	1	I	Input signal to the MOSFET drivers (noninverting input for the TPS2832; inverting input for the TPS2833).
LOWDR	5	0	Output drive for the low-side power MOSFET
PGND	2		Power ground. Connect to the FET power ground.
Vcc	4	Т	Input supply. Recommended that a 1 μF capacitor be connected from V _{CC} to PGND.



SLVS195B - JANUARY 1999 - REVISED SEPTEMBER 1999

detailed description

low-side driver

The low-side driver is designed to drive low Rds(on) N-channel MOSFETs. The current rating of the driver is 2 A, source and sink.

high-side driver

The high-side driver is designed to drive low Rds(on) N-channel MOSFETs. The current rating of the driver is 2 A, source and sink. The high-side driver can be configured as a ground-reference driver or a floating bootstrap driver. The internal bootstrap diode, is a Schottky for improved drive efficiency. The maximum voltage that can be applied between the BOOT terminal and ground is 30 V.

deadtime (DT) control[†]

Deadtime control prevents shoot through current from flowing through the main power FETs during switching transitions by controlling the turn-on times of the MOSFET drivers. The high-side driver is not allowed to turn on until the gate drive voltage to the low-side FET is low, and the low-side driver is not allowed to turn on until the voltage at the junction of the power FETs (Vdrn) is low; the DT terminal connects to the junction of the power FETs.

IN[†]

The IN terminal is a digital terminal that is the input control signal for the drivers. The TPS2832 has a noninverting input; the TPS2833 has an inverting input.

[†]High-level input voltages on IN and DT must be greater than or equal to V_{CC}.



SLVS195B - JANUARY 1999 - REVISED SEPTEMBER 1999

absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage range, V _{CC} (see Note 1)	-0.3 V to 16 V
Input voltage range: BOOT to PGND (high-side driver ON)	-0.3 V to 30 V
BOOTLO to PGND	-0.3 V to 16 V
BOOT to BOOTLO	-0.3 V to 16 V
IN (see Note 2)	–0.3 V to 16 V
DT (see Note 2)	-0.3 V to 30 V
Continuous total power dissipation See Dissipation	on Rating Table
Operating virtual junction temperature range, T _J	–40°C to 125°C
Storage temperature range, T _{stq}	-65°C to 150°C
Lead temperature soldering 1,6 mm (1/16 inch) from case for 10 seconds	260°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

DISSIPATION RATING TABLE

	PACKAGE	$T_{\mbox{\scriptsize A}} \leq 25^{\circ}\mbox{\scriptsize C}$ POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING
1	D	580 mW	5.8 mW/°C	320 mW	232 mW

recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage,	√cc	4.5		15	V
Input voltage	BOOT to PGND	4.5		28	V

electrical characteristics over recommended operating virtual junction temperature range, $V_{CC} = 6.5 \text{ V}$, $C_L = 3.3 \text{ nF}$ (unless otherwise noted)

supply current

PARAMETER		TEST CO	NDITIONS	MIN	TYP	MAX	UNIT
Vcc	Supply voltage range			4.5		15	V
		V _{CC} =15 V				100	μΑ
VCC	Quiescent current	V _{CC} =12 V, f _{SWX} = 200 kHz, C _{HIGHDR} = 50 pF,	BOOTLO grounded, CLOWDR = 50 pF, See Note 3		3		mA

NOTE 3: Ensured by design, not production tested.



NOTES: 1. Unless otherwise specified, all voltages are with respect to PGND.

^{2.} High-level input voltages on the IN and DT terminals must be greater than or equal to V_{CC}.

SLVS195B - JANUARY 1999 - REVISED SEPTEMBER 1999

electrical characteristics over recommended operating virtual junction temperature range, $V_{CC} = 6.5 \text{ V}, C_L = 3.3 \text{ nF (unless otherwise noted) (continued)}$

output drivers

	PARAMETER	R	TEST CONDIT	TIONS	MIN	TYP	MAX	UNIT	
	10.1	Duty cycle < 2%, t _{pw} < 100 μs	VBOOT - VBOOTLO = 4.5 V,	VHIGHDR = 4 V	0.7	1.1			
	High-side sink (see Note 4)		$V_{BOOT} - V_{BOOTLO} = 6.5 V$	VHIGHDR = 5 V	1.1	1.5		A	
Peak output- current	,	(see Note 3)	VBOOT - VBOOTLO = 12 V,	VHIGHDR = 10.5 V	2	2.4			
	High-side	Duty cycle < 2%,	VBOOT - VBOOTLO = 4.5 V,	VHIGHDR = 0.5V	1.2	1.4			
	source	t _{pw} < 100 μs	$V_{BOOT} - V_{BOOTLO} = 6.5 V,$	V _{HIGHDR} = 1.5 V	1.3	1.6		Α	
Peak output-	(see Note 4)	(see Note 3)	$V_{BOOT} - V_{BOOTLO} = 12 V$	V _{HIGHDR} = 1.5 V	2.3	2.7			
current	1	Duty cycle < 2%,	V _{CC} = 4.5 V,	V _{LOWDR} = 4 V	1.3	1.8			
	Low-side sink (see Note 4)	t _{pW} < 100 μs	V _{CC} = 6.5 V,	V _{LOWDR} = 5 V	2	2.5		Α	
	(555 14515 1)	(see Note 3)	V _{CC} = 12 V,	V _{LOWDR} = 10.5 V	3	3.5			
	Low-side	Duty cycle < 2%,	$V_{CC} = 4.5 \text{ V},$	$V_{LOWDR} = 0.5V$	1.4	1.7			
	source (see Note 4)	t _{pw} < 100 μs (see Note 3)	V _{CC} = 6.5 V,	V _{LOWDR} = 1.5 V	2	2.4		А	
			V _{CC} = 12 V,	V _{LOWDR} = 1.5 V	2.5	3			
			VBOOT - VBOOTLO = 4.5 V,	VHIGHDR = 0.5 V			5		
	High-side sink (see Note 4)		$V_{BOOT} - V_{BOOTLO} = 6.5 V$	VHIGHDR = 0.5 V			5	Ω	
			$V_{BOOT} - V_{BOOTLO} = 12 V$	VHIGHDR = 0.5 V			5		
			VBOOT - VBOOTLO = 4.5 V,	VHIGHDR = 4 V			45		
	High-side source	(see Note 4)	$V_{BOOT} - V_{BOOTLO} = 6.5 V,$	V _{HIGHDR} = 6 V			45	Ω	
Output			$V_{BOOT} - V_{BOOTLO} = 12 V$	VHIGHDR =11.5 V			45		
resistance			V _{DRV} = 4.5 V,	V _{LOWDR} = 0.5 V			9		
	Low-side sink (se	e Note 4)	V _{DRV} = 6.5 V	V _{LOWDR} = 0.5 V			7.5	Ω	
			V _{DRV} = 12 V,	V _{LOWDR} = 0.5 V			6		
			$V_{DRV} = 4.5 V,$	V _{LOWDR} = 4 V			45	·	
	Low-side source	(see Note 4)	V _{DRV} = 6.5 V,	V _{LOWDR} = 6 V			45	Ω	
			V _{DRV} = 12 V,	V _{LOWDR} = 11.5 V			45		

NOTES: 3. Ensured by design, not production tested.

deadtime

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
LOWDR	High-level input voltage		2			V
LOWDR	Low-level input voltage	Over the VCC range (see Note 3)			1	V
DT	High-level input voltage		2			V
DT	Low-level input voltage	Over the V _{CC} range			1	V

NOTE 3: Ensured by design, not production tested.

digital control terminals

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
High-level input voltage	Over the Vee range	2			V
Low-level input voltage	Over the VCC range			1	V



^{4.} The pull-up/pull-down circuits of the drivers are bipolar and MOSFET transistors in parallel. The peak output current rating is the combined current from the bipolar and MOSFET transistors. The output resistance is the Rds(on) of the MOSFET transistor when the voltage on the driver output is less than the saturation voltage of the bipolar transistor.

SLVS195B - JANUARY 1999 - REVISED SEPTEMBER 1999

switching characteristics over recommended operating virtual junction temperature range, C_L = 3.3 nF (unless otherwise noted)


PARAM	ETER	TEST C	ONDITIONS	MIN	TYP	MAX	UNIT
	LUGUES	V _{BOOT} = 4.5 V,	V _{BOOTLO} = 0 V			60	
	HIGHDR output (see Note 3)	V _{BOOT} = 6.5 V,	V _{BOOTLO} = 0 V		50		
Rise time	(500 14010 0)	V _{BOOT} = 12 V,	V _{BOOTLO} = 0 V			50	
Rise time		V _{CC} = 4.5 V				40	
	LOWDR output (see Note 3)	V _{CC} = 6.5 V				30	ns
	(500 14010 0)	VBOOT = 4.5 V, VBOOTLO = 0 V			30		
		V _{BOOT} = 4.5 V,	V _{BOOTLO} = 0 V			60	
	HIGHDR output (see Note 3)	V _{BOOT} = 6.5 V,	VBOOTLO = 0 V			50	ns
Fall time	(000 11010 0)	V _{BOOT} = 12 V,	VBOOTLO = 0 V			50	
raii iiiile	LOWER	V _{CC} = 4.5 V		40			
	LOWDR output (see Note 3)	V _{CC} = 6.5 V				30	
		V _{CC} = 12 V				30	
	HIGHDR going low (excluding deadtime)	V _{BOOT} = 4.5 V,	V _{BOOTLO} = 0 V			130	
		V _{BOOT} = 6.5 V,	V _{BOOTLO} = 0 V			100	ns
Propagation delay time	(see Note 3)	V _{BOOT} = 12 V,	V _{BOOTLO} = 0 V			75	
Propagation delay time	LOWDR going high	V _{BOOT} = 4.5 V,	V _{BOOTLO} = 0 V			80	
	(excluding deadtime)	$V_{BOOT} = 6.5 V,$	V _{BOOTLO} = 0 V			70	ns
	(see Note 3)	V _{BOOT} = 12 V,	V _{BOOTLO} = 0 V			60	
	LOWDR going low	V _{CC} = 4.5 V				80	
Propagation delay time	(excluding deadtime)	V _{CC} = 6.5 V				70	ns
	(see Note 3)	V _{CC} = 12 V				60	
	DT to LOWDR and	V _{CC} = 4.5 V	<u> </u>	40		170	
Driver nonoverlap time	LOWDR to HIGHDR	V _{CC} = 6.5 V		25		135	ns
	(see Note 3)	V _{CC} = 12 V		15		85	

NOTE 3: Ensured by design, not production tested.



SLVS195B - JANUARY 1999 - REVISED SEPTEMBER 1999

TYPICAL CHARACTERISTICS






Figure 2




Figure 3




Figure 4


tf - Fall Time - ns

TYPICAL CHARACTERISTICS


LOW-TO-HIGH PROPAGATION DELAY TIME vs SUPPLY VOLTAGE, LOW TO HIGH LEVEL 150 t PLH - Low-to-High Propagation Delay Time - ns C_L = 3.3 nF 140 T_J = 25 °C 130 120 110 100 90 **High Side** 80 70 60 Low Side 50 40 30 20 6 9 10 11 12 V_{CC} - Supply Voltage - V

LOW-TO-HIGH PROPAGATION DELAY TIME


Figure 5




HIGH-TO-LOW PROPAGATION DELAY TIME




HIGH-TO-LOW PROPAGATION DELAY TIME



TYPICAL CHARACTERISTICS



TYPICAL CHARACTERISTICS



INPUT THRESHOLD VOLTAGE




Figure 15

SLVS195B - JANUARY 1999 - REVISED SEPTEMBER 1999

APPLICATION INFORMATION

Figure 15 shows the circuit schematic of a 100-kHz synchronous-buck converter implemented with a TL5001A pulse-width-modulation (PWM) controller and a TPS2833 driver. The converter operates over an input range from 4.5 V to 12 V and has a 3.3 V output. The circuit can supply 3 A continuous load and the transient load is 5 A. The converter achieves an efficiency of 94% for $V_{IN} = 5$ V, $I_{load} = 1$ A, and 93% for $V_{in} = 5$ V, $I_{load} = 3$ A.




Figure 16. 3.3 V 3 A Synchronous-Buck Converter Circuit

SLVS195B - JANUARY 1999 - REVISED SEPTEMBER 1999

APPLICATION INFORMATION

Great care should be taken when laying out the pc board. The power-processing section is the most critical and will generate large amounts of EMI if not properly configured. The junction of Q1, Q2, and L1 should be very tight. The connection from Q1 drain to the positive sides of C5, C10, and C11 and the connection from Q2 source to the negative sides of C5, C10, and C11 should be as short as possible. The negative terminals of C7 and C12 should also be connected to Q2 source.

Next, the traces from the MOSFET driver to the power switches should be considered. The BOOTLO signal from the junction of Q1 and Q2 carries the large gate drive current pulses and should be as heavy as the gate drive traces. The bypass capacitor (C14) should be tied directly across V_{CC} and PGND.

The next most sensitive node is the FB node on the controller (terminal 4 on the TL5001A) This node is very sensitive to noise pick up and should be isolated from the high-current power stage and be as short as possible. The ground around the controller and low-level circuitry should be tied to the power ground as the output. If these three areas are properly laid out, the rest of the circuit should not have any other EMI problems and the power supply will be relatively free of noise.




SLVS195B - JANUARY 1999 - REVISED SEPTEMBER 1999

MECHANICAL DATA

D (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14 PIN SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated