- Member of the Texas Instruments *Widebus*[™] Family
- Independent Asynchronous Inputs and Outputs
- 1024 Words × 18 Bits
- Read and Write Operations Can Be Synchronized to Independent System Clocks
- Programmable Almost-Full/Almost-Empty Flag

- Input-Ready, Output-Ready, and Half-Full Flags
- Cascadable in Word Width and/or Word Depth
- Fast Access Times of 20 ns With a 50-pF Load
- High Output Drive for Direct Bus Interface
- Package Options Include 68-Pin Ceramic PGA (GB) or Space-Saving 68-Pin Ceramic Quad Flatpack (HV)[†]

description

A FIFO memory is a storage device that allows data to be written into and read from its array at independent data rates. The SN54ACT7811 is a 1024×18 -bit FIFO for high speed and fast access times. It processes data at rates up to 28.5 MHz and access times of 20 ns in a bit-parallel format. Data outputs are noninverting with respect to the data inputs. Expansion is easily accomplished in both word width and word depth.

The SN54ACT7811 has normal input-bus-to-output-bus asynchronous operation. The special enable circuitry adds the ability to synchronize independent read and write (interrupts, requests) to their respective system clock.

GB PACKAGE

The SN54ACT7811 is characterized for operation from -55°C to 125°C.

		(TOP VIEW)							
	1	2	3	4	5	6	7	8	9
Α	0	\bigcirc	\odot	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\odot	\odot
в	\odot	\bigcirc	\bigcirc	\odot	\odot	\bigcirc	\bigcirc	\bigcirc	\odot
С	\odot	\bigcirc	\bigcirc	\bigcirc		\bigcirc	\bigcirc	\bigcirc	\odot
D	\odot	\bigcirc	\bigcirc				\bigcirc	\bigcirc	\odot
Е	\odot	\bigcirc						\bigcirc	\odot
F	\odot	\bigcirc	\bigcirc				\odot	\bigcirc	\odot
G	\odot	\bigcirc	\bigcirc	\bigcirc		\odot	\odot	\bigcirc	\odot
н	\odot	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\odot	\odot	\bigcirc	\odot
J	\odot	\bigcirc	\odot	\odot	\bigcirc	\odot	\odot	\bigcirc	\odot

[†] The SN54ACT7811 HV is not production released.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments Incorporated

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 1996, Texas Instruments Incorporated

TERMINAL NAME TERMINAL NAME TERMINAL NAME TERMINAL NAME Q15 B7 Q5 F2 D17 D0 A1 H8 A2 B8 WRTEN2 H9 Q13 Q4 F8 DAF A3 Q12 B9 Q1 F9 AF/AE J1 D11 A4 Q11 C1 RESET G1 D16 J2 D10 A5 Q10 C2 Q16 G2 D15 J3 D8 A6 Q8 C8 Q2 G8 WRTCLK J4 NC WRTEN1 Α7 Q7 C9 Q0 G9 J5 D7 A8 Q6 D1 OE H1 D14 J6 D6 HF H2 J7 Α9 Q3 D9 D13 D5 E1 H3 B1 OR RDEN1 D12 J8 D3 B2 Q17 E2 RDEN2 H4 D9 J9 D2 B3 Q14 E9 IR H6 D4 F1 RDCLK B5 Q9 H7 D1

GB-Package Terminal Assignments

V_{CC} = B4, C6, C7, D2, D7, E8, G3, G4, G6 GND = B6, C3, C4, D3, D8, F3, F7, G7, H5 NC = No internal connection


HV PACKAGE[†] (TOP VIEW)



[†] The SN54ACT7811 HV is not production released.




logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the GB package.



functional block diagram





Terminal Functions

TERMINAL [†]		1/2	DESCRIPTION			
NAME	NO.	1/0	DESCRIPTION			
			AF/AE boundary is defined by the AF/AE offset value (X). This value can be programmed during reset, or the default value of 256 can be used. The AF/AE flag is high when the FIFO contains (X + 1) or fewer words or $(1025 - X)$ or more words. The AF/AE flag is low when the FIFO contains between $(X + 2)$ and $(1024 - X)$ words. Programming procedure for AF/AE – The AF/AE flag is programmed during each reset cycle. The AF/AE offset value (X) is either a user-defined value or the default of X = 256. Instructions to program AF/AE using both methods are as follows:			
AF/AE	F9	0	User-defined X			
, u // (E	10	ľ	Step 1: Take DAF from high to low.			
			Step 2: If the reset (RESET) input is not already low, take RESET low.			
			Step 3: With DAF held low, take RESET high. This defines the AF/AE flag using X.			
			Step 4: To retain the current offset for the next reset, keep DAF low.			
			Default X			
			To redefine the AF/AE flag using the default value of $X = 256$, hold DAF high during the reset cycle.			
DAF	H9	I	Define almost full. The high-to-low transition of \overline{DAF} stores the binary value of data inputs as the AF/AE offset value (X). With \overline{DAF} held low, a low pulse on the reset (RESET) input defines the AF/AE flag using X.			
D0-D17	F2, G1, G2, H1–H4, H6–H8, J1–J3, J5–J9	I	Data inputs for 18-bit-wide data to be stored in the memory. Data lines $D0-D8$ also carry the AF/AE offset value (X) on a high-to-low transition of the \overline{DAF} input.			
HF	D9	0	Half-full flag. HF is high when the FIFO contains 513 or more words and is low when it contains 512 or fewer words.			
IR	E9	0	Input-ready flag. IR is high when the FIFO is not full and low when the device is full. During reset, IR is driven low on the rising edge of the second write clock (WRTCLK) pulse. IR is then driven high on the rising edge of the second WRTCLK pulse after RESET goes high. After the FIFO is filled and IR is driven low, IR is driven high on the second WRTCLK pulse after the first valid read.			
OE	D1	I	Output enable. The data-out (Q0–Q17) outputs are in the high-impedance state when OE is low. OE must be high before the rising edge of read clock (RDCLK) to read a word from memory.			
OR	B1	0	Output ready flag. OR is high when the FIFO is not empty and low when it is empty. During reset, OR is set low on the rising edge of the third read clock (RDCLK) pulse. OR is set high on the rising edge of the third RDCLK pulse to occur after the first word is written into the FIFO. OR is set low on the rising edge of the first RDCLK pulse after the last word is read.			
Q0-Q17	A1–A9, B2, B3, B5, B7–B9, C2, C8, C9	0	Data outputs. The first data word to be loaded into the FIFO is moved to the data-out $(Q0-Q17)$ register on the rising edge of the third read clock (RDCLK) pulse to occur after the first valid write. The read-enable (RDEN1, RDEN2) inputs do not affect this operation. The following data is unloaded on the rising edge of RDCLK when RDEN1, RDEN2, OE, and OR are high.			
RDCLK	F1	I	Read clock. Data is read out of memory on a low-to-high transition at RDCLK if the OR output and the OE, RDEN1, and RDEN2 control inputs are high. RDCLK is a free-running clock and functions as the synchronizing clock for all data transfers out of the FIFO. OR is also driven synchronously with respect to RDCLK.			
RDEN1, RDEN2	E1 E2	I	Read enable. RDEN1 and RDEN2 must be high before a rising edge on RDCLK to read a word out of memory. The read enables are not used to read the first word stored in memory.			
RESET	C1	I	Reset. A reset is accomplished by taking RESET low and generating a minimum of four RDCLK and WRTCLK cycles. This ensures that the internal read and write pointers are reset and that OR, HF, and IR are low and AF/AE is high. The FIFO must be reset upon power up. With DAF input at a low level, a low pulse on RESET defines AF/AE using the AF/AE offset value (X), where X is the value previously stored. With DAF at a high level, a low-level pulse on RESET defines AF/AE using the default value of X = 256.			


[†] Terminals listed are for the GB package.



Terminal Functions (Continued)

TERM	TERMINAL [†] NAME NO.		DESCRIPTION	
NAME			DESCRIPTION	
WRTCLK	G8	I	Write clock. Data is written into memory on a low-to-high transition of WRTCLK if the IR output and the WRTEN1 and WRTEN2 control inputs are high. WRTCLK is a free-running clock and functions as the synchronizing clock for all data transfers into the FIFO. IR output is also driven synchronously with respect to the WRTCLK signal.	
WRTEN1, G9 I WRTEN2 F8		I	Write enables. WRTEN1 and WRTEN2 must be high before a rising edge on WRTCLK for a word to be written into memory. The write enables do not affect the storage of the AF/AE offset value (X).	

[†] Terminals listed are for the GB package.



 † X is the binary value of D0–D8 only.

Figure 1. Reset Cycle: Define AF/AE Using the Value of X






Figure 2. Reset Cycle: Define AF/AE Using the Default Value







Figure 3. Write Cycle



1

0





absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} Input voltage, V _I	
Voltage applied to a disabled 3-state output	5.5 V
Operating free-air temperature range, T _A Storage temperature range, T _{stg}	

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

		MIN	MAX	UNIT
Vcc	Supply voltage	4.5	5.5	V
VIH	High-level input voltage	2		V
VIL	Low-level input voltage		0.8	V
ЮН	High-level output current		-8	mA
I _{OL}	Low-level output current		16	mA
Т _А	Operating free-air temperature	-55	125	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TES	MIN	TYP‡	MAX	UNIT	
VOH	$V_{CC} = 4.5 V,$	I _{OH} = – 8 mA	2.4			V
V _{OL}	$V_{CC} = 4.5 V,$	I _{OL} = 16 mA			0.5	V
lj	V _{CC} = 5.5 V,	$V_I = V_{CC} \text{ or } 0 V$			±5	μA
I _{OZ}	V _{CC} = 5.5 V,	VO = NCC or 0 N			±5	μA
8	$V_{I} = V_{CC} - 0.2 V \text{ or } 0 V$				400	μA
I _{CC} §	One input at 3.4 V,	Other inputs at V_{CC} or GND			1	mA
Ci	$V_{I} = 0 V,$	f = 1 MHz		4		pF
Co	V _O = 0 V,	f = 1 MHz		8		pF

[‡] All typical values are at V_{CC} = 5 V, $T_A = 25^{\circ}$ C.

§ I_{CC} tested with outputs open



			MIN	MAX	UNIT
fclock	Clock frequency		28.5		MHz
		Data in (D0–D17) high or low	14		
		WRTCLK high	10		
		WRTCLK low	14		
	Pulse duration	RDCLK high	10		
tw	Pulse duration	RDCLK low	14		ns
		DAF high	10		
		WRTEN1, WRTEN2 high or low	10		
		OE, RDEN1, RDEN2 high or low	10		
		Data in (D0−D17) before WRTCLK↑	5		
		WRTEN1, WRTEN2 high before WRTCLK↑	5		ns
		OE, RDEN1, RDEN2 high before RDCLK↑	5		
t _{su}	Setup time	Reset: RESET low before first WRTCLK and RDCLK↑†	7		
		Define AF/AE: D0–D8 before $\overline{DAF}\downarrow$	5		
		Define AF/AE: DAF↓ before RESET↑	7		
		Define AF/AE (default): DAF high before RESET↑	5		
		Data in (D0−D17) after WRTCLK↑	1		
		WRTEN1, WRTEN2 high after WRTCLK1	1		
		OE, RDEN1, RDEN2 high after RDCLK↑	1		
t _h	Hold time	Reset: RESET low after fourth WRTCLK and RDCLK↑†	0		ns
		Define AF/AE: D0−D8 after DAF↓	1		
		Define AF/AE: DAF low after RESET↑	0		
		Define AF/AE (default): DAF high after RESET↑	1		

timing requirements (see Figures 1 through 8)

[†] To permit the clock pulse to be utilized for reset purposes



switching characteristics over recommended operating free-air temperature range (see Figures 9 and 10)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C _L = 50 pF, R _L = 500 Ω,			
			MIN	MAX		
fmax	WRTCLK or RDCLK		28.5		MHz	
^t pd	RDCLK↑	Any Q	3	20	200	
t _{pd} †	RDCERT	Ally Q			ns	
^t pd	WRTCLK	IR	1	14	ns	
^t pd	RDCLK↑	OR	1	14	ns	
	WRTCLK↑	AF/AE	5	24	ns	
^t pd	RDCLK↑	AF/AE	5	24		
^t PLH	WRTCLK [↑]	HF	5	23		
^t PHL	RDCLK↑		5	23	ns	
^t PLH	DEOLET	AF/AE	2	23		
^t PHL	RESET↓	HF	3	25	ns	
t _{en}		A	1	11		
t _{dis}	OE	Any Q	1	14	ns	


[†] This parameter is measured with $C_L = 30 \text{ pF}$ (see Figure 5).

operating characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	TYP	UNIT
Cpd	Power dissipation capacitance per 1K bits	$C_L = 50 \text{ pF}, \text{ f} = 5 \text{ MHz}$	65	pF



TYPICAL CHARACTERISTICS



calculating power dissipation

The maximum power dissipation (P_T) of the SN54ACT7811 can be calculated by:

$$\mathsf{P}_{\mathsf{T}} = \mathsf{V}_{\mathsf{C}\mathsf{C}} \times [\mathsf{I}_{\mathsf{C}\mathsf{C}} + (\mathsf{N} \times \Delta \mathsf{I}_{\mathsf{C}\mathsf{C}} \times \mathsf{d}\mathsf{c})] + \Sigma (\mathsf{C}_{\mathsf{pd}} \times \mathsf{V}_{\mathsf{C}\mathsf{C}}^2 \times \mathsf{f}_{\mathsf{i}}) + \Sigma (\mathsf{C}_{\mathsf{L}} \times \mathsf{V}_{\mathsf{C}\mathsf{C}}^2 \times \mathsf{f}_{\mathsf{o}})$$

Where:

ICC	=	power-down I _{CC} maximum
N	=	number of inputs driven by a TTL device
ΔI_{CC}	=	increase in supply current
dc	=	duty cycle of inputs at a TTL high level of 3.4 V
C _{pd} Cl	=	power dissipation capacitance
CL	=	output capacitive load
f _i	=	data input frequency
fo	=	data output frequency



APPLICATION INFORMATION

expanding the SN54ACT7811

The SN54ACT7811 is expandable in width and depth. Expanding in word depth offers special timing considerations:

- After the first data word is loaded into the FIFO, the word is unloaded, and the OR output goes high after $(N \times 3)$ RDCLK cycles, where N is the number of devices used in depth expansion.
- After the FIFO is filled, the IR output goes low, the first word is unloaded, and the IR is driven high after (N × 2) write clock cycles, where N is the number of devices used in depth expansion.




Figure 7. Word-Depth Expansion: 2048 Words × 18 Bits, N = 2






Figure 8. Word-Width Expansion: 1024 Words \times 36 Bits




3 V 1.5 V Input From Output 0 V Under Test ^tpd ◀ - tpd 3 $R_L = 500 \Omega$ < C_L = 50 pF 3 V 1.5 V Output 0 V LOAD CIRCUIT **TOTEM-POLE OUTPUTS**

PARAMETER MEASUREMENT INFORMATION









VOLTAGE WAVEFORMS

PARA	PARAMETER		CL‡	S1
	^t PZH	500 Ω	50 pF	Open
ten	tPZL	500 22	50 pr	Closed
.	^t PHZ	500 Ω	50 pF	Open
^t dis	^t PLZ	500 22	50 pF	Closed
^t pd	^t pd		50 pF	Open

[†] Includes probe and test fixture capacitance

Figure 10. 3-State Outputs (Any Q)



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated