- Member of the Texas Instruments Widebus ${ }^{\text {TM }}$ Family
- Independent Asynchronous Inputs and Outputs
- 1024 Words $\times 18$ Bits
- Read and Write Operations Can Be Synchronized to Independent System Clocks
- Programmable Almost-Full/Almost-Empty Flag
- Input-Ready, Output-Ready, and Half-Full Flags
- Cascadable in Word Width and/or Word Depth
- Fast Access Times of 20 ns With a 50-pF Load
- High Output Drive for Direct Bus Interface
- Package Options Include 68-Pin Ceramic PGA (GB) or Space-Saving 68-Pin Ceramic Quad Flatpack (HV) ${ }^{\dagger}$


## description

A FIFO memory is a storage device that allows data to be written into and read from its array at independent data rates. The SN54ACT7811 is a $1024 \times 18$-bit FIFO for high speed and fast access times. It processes data at rates up to 28.5 MHz and access times of 20 ns in a bit-parallel format. Data outputs are noninverting with respect to the data inputs. Expansion is easily accomplished in both word width and word depth.
The SN54ACT7811 has normal input-bus-to-output-bus asynchronous operation. The special enable circuitry adds the ability to synchronize independent read and write (interrupts, requests) to their respective system clock.
The SN54ACT7811 is characterized for operation from $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$.

$\dagger$ The SN54ACT7811 HV is not production released.

GB-Package Terminal Assignments

| TERMINAL | NAME | TERMINAL | NAME | TERMINAL | NAME | TERMINAL | NAME |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A1 | Q15 | B7 | Q5 | F2 | D17 | H8 | D0 |
| A2 | Q13 | B8 | Q4 | F8 | WRTEN2 | H9 | $\overline{\text { DAF }}$ |
| A3 | Q12 | B9 | Q1 | F9 | AF/AE | J1 | D11 |
| A4 | Q11 | C1 | $\overline{\text { RESET }}$ | G1 | D16 | J2 | D10 |
| A5 | Q10 | C2 | Q16 | G2 | D15 | J3 | D8 |
| A6 | Q8 | C8 | Q2 | G8 | WRTCLK | J4 | NC |
| A7 | Q7 | C9 | Q0 | G9 | WRTEN1 | J5 | D7 |
| A8 | Q6 | D1 | OE | H1 | D14 | J6 | D6 |
| A9 | Q3 | D9 | HF | H2 | D13 | J7 | D5 |
| B1 | OR | E1 | RDEN1 | H3 | D12 | J8 | D3 |
| B2 | Q17 | E2 | RDEN2 | H4 | D9 | J9 | D2 |
| B3 | Q14 | E9 | IR | H6 | D4 |  |  |
| B5 | Q9 | F1 | RDCLK | H7 | D1 |  |  |

$V_{C C}=B 4, \mathrm{C} 6, \mathrm{C} 7, \mathrm{D} 2, \mathrm{D} 7, \mathrm{E} 8, \mathrm{G} 3, \mathrm{G} 4, \mathrm{G} 6 \quad \mathrm{GND}=\mathrm{B} 6, \mathrm{C} 3, \mathrm{C} 4, \mathrm{D} 3, \mathrm{D} 8, \mathrm{~F} 3, \mathrm{~F} 7, \mathrm{G} 7, \mathrm{H} 5$
$N C=$ No internal connection


[^0]logic symbol $\dagger$

† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for the GB package.
functional block diagram


## Terminal Functions

| TERMINAL $\dagger$ |  | 1/0 | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| NAME | NO. |  |  |
| AF/AE | F9 | O | AF/AE boundary is defined by the AF/AE offset value (X). This value can be programmed during reset, or the default value of 256 can be used. The AF/AE flag is high when the FIFO contains ( $\mathrm{X}+1$ ) or fewer words or $(1025-X)$ or more words. The AF/AE flag is low when the FIFO contains between $(X+2)$ and ( $1024-X$ ) words. <br> Programming procedure for AF/AE - The AF/AE flag is programmed during each reset cycle. The AF/AE offset value $(X)$ is either a user-defined value or the default of $X=256$. Instructions to program AF/AE using both methods are as follows: <br> User-defined X <br> Step 1: Take $\overline{\mathrm{DAF}}$ from high to low. <br> Step 2: If the reset ( $\overline{\operatorname{RESET}})$ input is not already low, take $\overline{\mathrm{RESET}}$ low. <br> Step 3: With $\overline{\mathrm{DAF}}$ held low, take $\overline{\mathrm{RESET}}$ high. This defines the AF/AE flag using $X$. <br> Step 4: To retain the current offset for the next reset, keep $\overline{D A F}$ low. <br> Default X <br> To redefine the AF/AE flag using the default value of $X=256$, hold $\overline{\text { DAF }}$ high during the reset cycle. |
| $\overline{\text { DAF }}$ | H9 | 1 | Define almost full. The high-to-low transition of $\overline{\mathrm{DAF}}$ stores the binary value of data inputs as the AF/AE offset value (X). With $\overline{\mathrm{DAF}}$ held low, a low pulse on the reset ( $\overline{\mathrm{RESET}}$ ) input defines the AF/AE flag using X . |
| D0-D17 | $\begin{gathered} \text { F2, G1, G2, } \\ \mathrm{H} 1-\mathrm{H} 4, \mathrm{H} 6-\mathrm{H} 8, \\ \mathrm{~J} 1-\mathrm{J} 3, \mathrm{~J} 5-\mathrm{J} 9 \end{gathered}$ | 1 | Data inputs for 18 -bit-wide data to be stored in the memory. Data lines D0-D8 also carry the AF/AE offset value $(\mathrm{X})$ on a high-to-low transition of the $\overline{\mathrm{DAF}}$ input. |
| HF | D9 | O | Half-full flag. HF is high when the FIFO contains 513 or more words and is low when it contains 512 or fewer words. |
| IR | E9 | O | Input-ready flag. IR is high when the FIFO is not full and low when the device is full. During reset, IR is driven low on the rising edge of the second write clock (WRTCLK) pulse. IR is then driven high on the rising edge of the second WRTCLK pulse after RESET goes high. After the FIFO is filled and IR is driven low, IR is driven high on the second WRTCLK pulse after the first valid read. |
| OE | D1 | 1 | Output enable. The data-out (Q0-Q17) outputs are in the high-impedance state when OE is low. OE must be high before the rising edge of read clock (RDCLK) to read a word from memory. |
| OR | B1 | O | Output ready flag. OR is high when the FIFO is not empty and low when it is empty. During reset, OR is set low on the rising edge of the third read clock (RDCLK) pulse. OR is set high on the rising edge of the third RDCLK pulse to occur after the first word is written into the FIFO. OR is set low on the rising edge of the first RDCLK pulse after the last word is read. |
| Q0-Q17 | $\begin{gathered} \mathrm{A} 1-\mathrm{A} 9, \mathrm{~B} 2, \mathrm{~B} 3, \\ \mathrm{~B} 5, \mathrm{~B} 7-\mathrm{B9}, \mathrm{C} 2, \\ \mathrm{C} 8, \mathrm{C} 9 \end{gathered}$ | 0 | Data outputs. The first data word to be loaded into the FIFO is moved to the data-out (Q0-Q17) register on the rising edge of the third read clock (RDCLK) pulse to occur after the first valid write. The read-enable (RDEN1, RDEN2) inputs do not affect this operation. The following data is unloaded on the rising edge of RDCLK when RDEN1, RDEN2, OE, and OR are high. |
| RDCLK | F1 | 1 | Read clock. Data is read out of memory on a low-to-high transition at RDCLK if the OR output and the OE, RDEN1, and RDEN2 control inputs are high. RDCLK is a free-running clock and functions as the synchronizing clock for all data transfers out of the FIFO. OR is also driven synchronously with respect to RDCLK. |
| $\begin{aligned} & \hline \text { RDEN1, } \\ & \text { RDEN2 } \end{aligned}$ | $\begin{aligned} & \hline \text { E1 } \\ & \text { E2 } \end{aligned}$ | 1 | Read enable. RDEN1 and RDEN2 must be high before a rising edge on RDCLK to read a word out of memory. The read enables are not used to read the first word stored in memory. |
| RESET | C1 | 1 | Reset. A reset is accomplished by taking $\overline{\text { RESET }}$ low and generating a minimum of four RDCLK and WRTCLK cycles. This ensures that the internal read and write pointers are reset and that OR, HF, and IR are low and AF/AE is high. The FIFO must be reset upon power up. With $\overline{\text { DAF }}$ input at a low level, a low pulse on $\overline{\text { RESET }}$ defines AF/AE using the AF/AE offset value ( $X$ ), where $X$ is the value previously stored. With DAF at a high level, a low-level pulse on RESET defines AF/AE using the default value of $X=256$. |

[^1]POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

## Terminal Functions (Continued)

| TERMINAL $\dagger$ |  | I/O |  |
| :---: | :---: | :---: | :--- |
| NAME | NO. | DESCRIPTION |  |
| WRTCLK | G8 | Write clock. Data is written into memory on a low-to-high transition of WRTCLK if the IR output and <br> the WRTEN1 and WRTEN2 control inputs are high. WRTCLK is a free-running clock and functions <br> as the synchronizing clock for all data transfers into the FIFO. IR output is also driven synchronously <br> with respect to the WRTCLK signal. |  |
| WRTEN1, <br> WRTEN2 | G9 | I | Write enables. WRTEN1 and WRTEN2 must be high before a rising edge on WRTCLK for a word <br> to be written into memory. The write enables do not affect the storage of the AF/AE offset value (X). |

$\dagger$ Terminals listed are for the GB package.


Figure 1. Reset Cycle: Define AF/AE Using the Value of $X$


Figure 2. Reset Cycle: Define AF/AE Using the Default Value





Figure 3. Write Cycle


Figure 4. Read Cycle

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$


$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
recommended operating conditions

|  |  | MIN | MAX |
| :--- | :--- | ---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | UNIT |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | 4.5 | 5.5 |
| $\mathrm{~V}_{\mathrm{IL}}$ | Low-level input voltage | 2 | V |
| $\mathrm{IOH}_{\mathrm{OH}}$ | High-level output current | V |  |
| $\mathrm{IOL}_{\mathrm{OL}}$ | Low-level output current | 0.8 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating free-air temperature | -8 | mA |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS |  | MIN | TYP $\ddagger$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{I} \mathrm{OH}=-8 \mathrm{~mA}$ | 2.4 |  |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{I} \mathrm{OL}=16 \mathrm{~mA}$ |  |  | 0.5 | V |
| I | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}$ or 0 V |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| IOZ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}$ or 0 V |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| ${ }^{\prime} \mathrm{CC}$ § | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {CC }}-0.2 \mathrm{~V}$ or 0 V |  |  |  | 400 | $\mu \mathrm{A}$ |
|  | One input at 3.4 V , | Other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND |  |  | 1 | mA |
| $\mathrm{C}_{\mathrm{i}}$ | $\mathrm{V}_{\mathrm{I}}=0 \mathrm{~V}$, | $\mathrm{f}=1 \mathrm{MHz}$ |  | 4 |  | pF |
| $\mathrm{C}_{0}$ | $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}$, | $\mathrm{f}=1 \mathrm{MHz}$ |  | 8 |  | pF |

$\ddagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
§ ICC tested with outputs open
timing requirements (see Figures 1 through 8)

$\dagger$ To permit the clock pulse to be utilized for reset purposes
switching characteristics over recommended operating free-air temperature range (see Figures 9 and 10)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\begin{aligned} & \mathrm{V}_{\mathrm{C}} \mathrm{C}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega, \\ & \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C} \text { to } 125^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX |  |
| $\mathrm{f}_{\text {max }}$ | WRTCLK or RDCLK |  | 28.5 |  | MHz |
| tpd | RDCLK $\uparrow$ | Any Q | 3 | 20 | ns |
| $t_{\text {pd }}{ }^{\dagger}$ |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{pd}}$ | WRTCLK $\uparrow$ | IR | 1 | 14 | ns |
| tpd | RDCLK $\uparrow$ | OR | 1 | 14 | ns |
| ${ }^{\text {tpd }}$ | WRTCLK $\uparrow$ | AF/AE | 5 | 24 | ns |
|  | RDCLK $\uparrow$ |  | 5 | 24 |  |
| tPLH | WRTCLK $\uparrow$ | HF | 5 | 23 | ns |
| tPHL | RDCLK $\uparrow$ |  | 5 | 23 |  |
| tPLH | $\overline{\text { RESET }} \downarrow$ | AF/AE | 2 | 23 | ns |
| tPHL |  | HF | 3 | 25 |  |
| ten | OE | Any Q | 1 | 11 | ns |
| $\mathrm{t}_{\text {dis }}$ |  |  | 1 | 14 |  |

$\dagger$ This parameter is measured with $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ (see Figure 5).
operating characteristics, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

|  | PARAMETER | TEST CONDITIONS | TYP | UNIT |
| :--- | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {pd }}$ | Power dissipation capacitance per 1 K bits | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \quad \mathrm{f}=5 \mathrm{MHz}$ | 65 | pF |

## TYPICAL CHARACTERISTICS



Figure 5

TYPICAL POWER DISSIPATION CAPACITANCE
vs
SUPPLY VOLTAGE


Figure 6

## calculating power dissipation

The maximum power dissipation ( $\mathrm{P}_{\mathrm{T}}$ ) of the SN54ACT7811 can be calculated by:

$$
\mathrm{P}_{\mathrm{T}}=\mathrm{V}_{\mathrm{CC}} \times\left[\mathrm{I}_{\mathrm{CC}}+\left(\mathrm{N} \times \Delta \mathrm{I}_{\mathrm{CC}} \times \mathrm{dc}\right)\right]+\Sigma\left(\mathrm{C}_{\mathrm{pd}} \times \mathrm{V}_{\mathrm{CC}}{ }^{2} \times \mathrm{f}_{\mathrm{i}}\right)+\Sigma\left(\mathrm{C}_{\mathrm{L}} \times \mathrm{V}_{\mathrm{CC}}{ }^{2} \times \mathrm{f}_{\mathrm{o}}\right)
$$

Where:

```
\({ }^{\mathrm{I} C C}=\) power-down \(\mathrm{I}_{\mathrm{CC}}\) maximum
\(\mathrm{N}=\) number of inputs driven by a TTL device
\(\Delta I_{C C}=\) increase in supply current
dc \(=\) duty cycle of inputs at a TTL high level of 3.4 V
\(\mathrm{C}_{\text {pd }}=\) power dissipation capacitance
\(\mathrm{C}_{\mathrm{L}}=\) output capacitive load
\(\mathrm{f}_{\mathrm{i}}=\) data input frequency
\(\mathrm{f}_{\mathrm{o}}=\) data output frequency
```


## APPLICATION INFORMATION

## expanding the SN54ACT7811

The SN54ACT7811 is expandable in width and depth. Expanding in word depth offers special timing considerations:

- After the first data word is loaded into the FIFO, the word is unloaded, and the OR output goes high after $(N \times 3)$ RDCLK cycles, where $N$ is the number of devices used in depth expansion.
- After the FIFO is filled, the IR output goes low, the first word is unloaded, and the IR is driven high after ( N $\times 2$ ) write clock cycles, where $N$ is the number of devices used in depth expansion.


Figure 7. Word-Depth Expansion: 2048 Words $\times 18$ Bits, $\mathrm{N}=2$


Figure 8. Word-Width Expansion: 1024 Words $\times 36$ Bits

## PARAMETER MEASUREMENT INFORMATION



Figure 9. Standard CMOS Outputs


Figure 10. 3-State Outputs (Any Q)

## IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent Tl deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

Tl assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. Tl's publication of information regarding any third party's products or services does not constitute Tl's approval, warranty or endorsement thereof.


[^0]:    $\dagger$ The SN54ACT7811 HV is not production released.

[^1]:    † Terminals listed are for the GB package.

