- Free-Running Read and Write Clocks Can Be Asynchronous or Coincident
- Read and Write Operations Synchronized to Independent System Clocks
- Input-Ready Flag Synchronized to Write Clock
- Output-Ready Flag Synchronized to Read Clock
- 2048 Words by 9 Bits
- Low-Power Advanced CMOS Technology
- Programmable Almost-Full/Almost-Empty Flag

- Input-Ready, Output-Ready, and Half-Full Flags
- Cascadable in Word Width and/or Word Depth
- Fast Access Times of 12 ns With a 50-pF Load
- Data Rates up to 67 MHz
- 3-State Outputs
- Package Options Include 44-Pin Plastic Leaded Chip Carrier (FN) and 64-Pin Thin Quad Flat (PAG, PM) Packages

description

The SN74ACT7807 is a 2048-word by 9-bit FIFO with high speed and fast access times. It processes data at rates up to 67 MHz and access times of 12 ns in a bit-parallel format. Data outputs are noninverting with respect to the data inputs. Expansion is easily accomplished in both word width and word depth.

The write-clock (WRTCLK) and read-clock (RDCLK) inputs should be free running and can be asynchronous or coincident. Data is written to memory on the rising edge of WRTCLK when the write-enable (WRTEN1/DP9, WRTEN2) inputs are high and the input-ready (IR) flag output is high. Data is read from memory on the rising edge of RDCLK when the read-enable (RDEN1, RDEN2) and output-enable (OE) inputs are high and the output-ready (OR) flag output is high. The first word written to memory is clocked through to the output buffer regardless of the levels on RDEN1, RDEN2, and OE. The OR flag indicates that valid data is present on the output buffer.

The FIFO can be reset asynchronous to WRTCLK and RDCLK. RESET must be asserted while at least four WRTCLK and four RDCLK cycles occur to clear the synchronizing registers. Resetting the FIFO initializes the IR, OR, and half-full (HF) flags low and the almost-full/almost-empty (AF/AE) flag high. The FIFO must be reset upon power up.

The SN74ACT7807 is characterized for operation from 0°C to 70°C.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 1998, Texas Instruments Incorporated



NC - No internal connection






[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the FN package.



functional block diagram





Terminal Functions

TERMINAL NAME	I/O	DESCRIPTION
AF/AE	ο	Almost-full/almost-empty flag. Depth offset values can be programmed for AF/AE or the default value of 256 can be used for both the almost-empty offset (X) and the almost-full offset (Y). AF/AE is high when memory contains X or fewer words or (2048 – Y) or more words. AF/AE is high after reset.
D0–D8	I.	Nine-bit data input port
HF	0	Half-full flag. HF is high when the FIFO memory contains 1024 or more words. HF is low after reset.
IR	0	Input-ready flag. IR is synchronized to the low-to-high transition of WRTCLK. When IR is low, the FIFO is full and writes are disabled. IR is low during reset and goes high on the second low-to-high transition of WRTCLK after reset.
OE	I	Output enable. When OE, RDEN1, RDEN2 and OR are high, data is read from the FIFO on a low-to-high transition of RDCLK. When OE is low, reads are disabled and the data outputs are in the high-impedance state.
OR	0	Output-ready flag. OR is synchronized to the low-to-high transition of RDCLK. When OR is low, the FIFO is empty and reads are disabled. Ready data is present on Q0–Q17 when OR is high. OR is low during reset and goes high on the third low-to-high transition of RDCLK after the first word is loaded to empty memory.
PEN	I	Program enable. After reset and before the first word is written to the FIFO, the binary value on D0–D8 and DP9 is latched as an AF/AE offset value when PEN is low and WRTCLK is high.
Q0–Q8	ο	Nine-bit data output port. After the first valid write to empty memory, the first word is output on Q0–Q8 on the third rising edge of RDCLK. OR also is asserted high at this time to indicate ready data. When OR is low, the last word read from the FIFO is present on Q0–Q8.
RDCLK	I	Read clock. RDCLK is a continuous clock and can be asynchronous or coincident to WRTCLK. A low-to-high transition of RDCLK reads data from memory when RDEN1, RDEN2, OE, and OR are high. OR is synchronous to the low-to-high transition of RDCLK.
RDEN1 RDEN2	I	Read enables. When RDEN1, RDEN2, OE, and OR are high, data is read from the FIFO on the low-to-high transition of RDCLK.
RESET	I	Reset. To reset the FIFO, four low-to-high transitions of RDCLK and four low-to-high transitions of WRTCLK must occur while RESET is low. This sets HF, IR, and OR low and AF/AE high.
WRTCLK	I	Write clock. WRTCLK is a continuous clock and can be asynchronous or coincident to RDCLK. A low-to-high transition of WRTCLK writes data to memory when WRTEN1/DP9, WRTEN2, and IR are high. IR is synchronous to the low-to-high transition of WRTCLK.
WRTEN1/DP9	I	Write enable/data pin 9. When WRTEN1/DP9, WRTEN2, and IR are high, data is written to the FIFO on a low-to-high transition of WRTCLK. When programming an AF/AE offset value, WRTEN1/DP9 is used as the most-significant data bit.
WRTEN2	I	Write enable. When WRTEN1/DP9, WRTEN2, and IR are high, data is written to the FIFO on a low-to-high transition of WRTCLK.



offset values for AF/AE

The AF/AE flag has two programmable limits: the almost-empty offset value (X) and the almost-full offset value (Y). They can be programmed after the FIFO is reset and before the first word is written to memory. If the offsets are not programmed, the default values of X = Y = 256 are used. The AF/AE flag is high when the FIFO contains X or fewer words or (2048 – Y) or more words.

Program enable (\overline{PEN}) should be held high throughout the reset cycle. \overline{PEN} can be brought low only when IR is high and WRTCLK is low. On the following low-to-high transition of WRTCLK, the binary value on D0–D8 and WRTEN1/DP9 is stored as the almost-empty offset value (X) and the almost-full offset value (Y). Holding \overline{PEN} low for another low-to-high transition of WRTCLK reprograms Y to the binary value on D0–D8 and WRTEN1/DP9 at the time of the second WRTCLK low-to-high transition. While the offsets are programmed, data is not written to the FIFO memory, regardless of the state of the write enables (WRTEN1/DP9, WRTEN2). A maximum value of 1023 can be programmed for either X or Y (see Figure 1). To use the default values of X = Y = 256, \overline{PEN} must be held high.




Figure 1. Programming X and Y Separately








Figure 2. Reset Cycle











absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} Input voltage range, V _I		
Voltage range applied to a disabled 3-state out	μαι	0.5 V 10 5.5 V
Package thermal impedance, θ_{JA} (see Note 1):	: FN package	46°C/W
	PAG package	58°C/W
	PM package	67°C/W
Storage temperature range, T _{stg}		–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTE 1: The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions

			'ACT78	'ACT7807-15 'ACT7807-20		'ACT7807-25		'ACT7807-40				
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT	
VCC	CC Supply voltage			5.5	4.5	5.5	4.5	5.5	4.5	5.5	V	
VIH	High-level input voltage		2		2		2		2		V	
VIL	Low-level input voltage			0.8		0.8		0.8		0.8	V	
ЮН	High-level output current	Q outputs, flags		-8		-8		-8		-8	mA	
lai		Q outputs		16		16		16		16		
IOL	Low-level output current	Flags		8		8		8		8	mA	
ТА	Operating free-air temperature		0	70	0	70	0	70	0	70	°C	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

P/	ARAMETER	TEST CONDITIONS		MIN	TYP‡	MAX	UNIT
VOH		V _{CC} = 4.5 V,	$I_{OH} = -8 \text{ mA}$	2.4			V
VOL	Flags	V _{CC} = 4.5 V,	I _{OL} = 8 mA			0.5	V
VOL	Q outputs	V _{CC} = 4.5 V,	I _{OL} = 16 mA			0.5	v
l		V _{CC} = 5.5 V,	$V_{I} = V_{CC} \text{ or } 0$			±5	μΑ
Ioz		V _{CC} = 5.5 V,	VO = ACC or 0			±5	μΑ
ICC		V _{CC} = 5.5 V,	$V_{I} = V_{CC} - 0.2 V \text{ or } 0$			400	μΑ
8	WRTEN1/DP9		One input at 2.4 V Other inputs at Vec or CND			2	mA
7lCC§	Other inputs	V _{CC} = 5.5 V,	One input at 3.4 V, Other inputs at V_{CC} or GND			1	ША
Ci		$V_{I} = 0,$	f = 1 MHz		4		pF
Co		$V_{O} = 0,$	f = 1 MHz		8		pF

[‡] All typical values are at V_{CC} = 5 V, T_A = 25°C.

§ This is the supply current for each input that is at one of the specified TTL voltage levels rather 0 V or V_{CC}.



			'ACT78	307-15	'ACT78	307-20	'ACT78	307-25	'ACT7807-40		LINUT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
fclock	Clock frequency			67		50		40		25	MHz
		WRTCLK high or low	6		8		9		13		
t _w Pulse duration	Pulse duration	RDCLK high or low	6		8		9		13		ns
		PEN low	6		9		9		13		
t _{su} Setup time	D0–D8 before WRTCLK [↑]	4		5		5		5			
		WRTEN1, WRTEN2 before WRTCLK [↑]	4		5		5		5		
	Setup time	OE, RDEN1, RDEN2 before RDCLK↑	5		6		6		6.5		ns
		Reset: RESET low before first WRTCLK1 and RDCLK11	7		8		8		8		
		PEN before WRTCLK↑	4		5		5		5		
		D0–D8 after WRTCLK↑	0		0		0		0		
t _h Hold time		WRTEN1, WRTEN2 after WRTCLK↑	0		0		0		0		
	Hold time	OE, RDEN1, RDEN2 after RDCLK↑	0		0		0		0		ns
		Reset: RESET low after fourth WRTCLK1 and RDCLK1	5		5		5		5		
		PEN high after WRTCLK \downarrow	0		0		0		0		
		PEN low after WRTCLK [↑]	3		3		3		3		

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 5)

[†] To permit the clock pulse to be utilized for reset purposes

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 5)


PARAMETER	FROM	то	'ACT7807-15		'ACT7807-20		'ACT7807-25		'ACT7807-40			
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP‡	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
fmax	WRTCLK or RDCLK		67			50		40		25		MHz
^t pd	RDCLK↑	Any Q	3	9	12	3	13	3	18	3	25	ns
t _{pd} §	RDCLK↑	Any Q		8								ns
	WRTCLK↑	IR	1		9	1	12	1	14	1	16	ns
÷ .	RDCLK↑	OR	1		9	2	12	2	14	2	16	
^t pd	WRTCLK↑	AF/AE	2		16	2	20	2	25	2	30	
	RDCLK↑		2		17	2	20	2	25	2	30	
^t PLH	WRTCLK↑	HF	2		19	2	21	2	23	2	25	ns
^t PHL	RDCLK↑	HF	2		16	2	18	2	20	2	22	ns
^t PLH	RESET low	AF/AE	1		12	1	18	1	22	1	24	ns
^t PHL	RESET low	HF	2		12	2	18	2	22	2	24	ns
t _{en}	OE	Any Q	2		10	2	13	2	15	2	18	ns
^t dis	OE	Any Q	1		11	1	13	1	15	1	18	ns

[‡] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$. § This parameter is measured with $C_L = 30 \text{ pF}$ (see Figure 6).



operating characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$


	PARAMETER	TEST CO	TYP	UNIT		
C _{pd}	Power dissipation capacitance per FIFO channel	Outputs enabled	C _L = 50 pF,	f = 5 MHz	91	pF



NOTE A: CL includes probe and jig capacitance.

Figure 5. Load Circuit and Voltage Waveforms





TYPICAL CHARACTERISTICS

Figure 8. SN74ACT7807 Idle I_{CC} With WRTCLK Switching, Other Inputs at 0 or V_{CC} – 0.2 V and Outputs Disconnected






Figure 10. Word-Width Expansion: 2048×18 Bits



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated