PT PACKAGE

(TOP VIEW)

ГОО

SPKR

13 14 15 16 17 18 19 20 21 22 23 24

CAL CAL CAL CAL CAL CAL CAL

MIC MIC

MIC

42 41 40 39

Z

SPKR CL NC SPKR

45 44 43

N

GND

VCC

RNGR\_OUT+

RNGR\_OUT-

RNGR\_IN

RNGR\_EN

RESET

GND CP

NC 9

AREF D 10

VCP 11 OUT

a s

36

35

33

32 ПОN

31

30 NC

29 EN

28 PA

27

26

25 GND

GND

EN\_B

PB 34

OFF

VCC

MIC EN

EN\_A

П

- **Complete Power-Supply/Audio System For Cellular Handsets**
- Three Low-Dropout Regulators (LDOs) with 100-mV Dropout
- **Speaker and Ringer Power Amplifiers Drive 32-**Ω Dynamic Speakers or Piezo Devices
- Low-Noise Microphone Amplifier
- **Depop Protection For All Amplifiers**
- Less Than 1 µA Supply Current in Shutdown, Typical
- 250-ms Microprocessor Reset Output
- 10-mA Charge-Pump Driver Configurable For Inverted or Doubled Output
- Separate Enables for LDOs, Amplifiers, and **Charge Pump**
- 1.185-V Reference Capable of Driving 2 mA
- 48-Pin TQFP Package

#### description

NC - No internal connection

Z

Z

12

The TPS9104 incorporates a complete power supply and audio power system for a cellular

subscriber terminal that uses battery packs with three or four NiMH/NiCd cells or a single lithium-ion cell. The device includes three low-dropout linear regulators rated for 3.3 V or 3 V at 100 mA each, a charge-pump driver, two power amplifiers for a speaker and a ringer, a low-noise microphone amplifier, and logic that includes a 250-ms reset, on/off control, and processor interface. Regulators A and B and the charge-pump driver are disabled until regulator L (logic regulator) reaches the rated voltage and RESET is logic high. Regulators A and B, the charge-pump driver, and the amplifiers have separate enables allowing circuitry to be powered up or down as necessary to conserve battery power.

Each of the amplifiers has a depop circuit to prevent objectionable noise when the IC is powered up or when the amplifiers are enabled. Both the speaker amplifier and the ringer amplifier are designed to supply 2 V peak-to-peak into 32  $\Omega$  or into a 90-nF piezoelectric speaker. The microphone amplifier is a low-noise high-gain (A<sub>V</sub>=100) circuit capable of supplying 3 V peak-to-peak into a 10-k $\Omega$  load.

The TPS9104 operates over a free-air temperature range of -40°C to 85°C and is supplied in a 48-pin TQFP package.

	AVAILABLE OPTIONS				
	PACKAGED DEVICE	CHIP FORM			
TA	THIN QFP (PT)	(Y)			
-40°C to 85°C	TPS9104IPT	TPS9104Y			

#### 

The PT package is available taped and reeled. Add R suffix to the device type when ordering (e.g. TPS9104IPTR).




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



# functional block diagram




<sup>‡</sup>OTP - Overtemperature protection



# **TPS9104Y** chip information

These chips, when properly assembled, display characteristics similar to the TPS9104. Thermal compression or ultrasonic bonding may be used on the doped aluminum bonding pads. The chips may be mounted with conductive epoxy or a gold-silicon preform.





Terminal Functions	Term	inal	Fund	tions
--------------------	------	------	------	-------

TERMIN	AL.			
NAME	NO.	1/0	DESCRIPTION	
GND	1, 15, 25, 36		Ground. GND terminals should be externally connected to ground to ensure proper functionality.	
VCC	2, 31, 40		Supply voltage input. V <sub>CC</sub> terminals are not connected internally and must be externally connected to ensure proper functionality.	
PL	3	Ι	Program L. PL provides voltage programming input for regulator L.	
RNGR_OUT+	4	0	Ringer amplifier noninverting output	
RNGR_OUT-	5	0	Ringer amplifier inverting output	
RNGR_IN	6	I	Ringer amplifier input	
RNGR_EN	7	1	Ringer amplifier enable input; logic low enables the amplifier	
RESET	8	0	Microprocessor reset output	
NC	9, 17, 20, 30 41, 44		No connection	
AREF	10		Analog reference. A 0.1- $\mu$ F capacitor must be connected from AREF to ground. No other connections are allowed.	
VCP	11		Charge pump driver supply voltage	
GND_CP	12		Charge pump driver ground	
СР	13	0	Charge pump driver output	
EN_CP	14	I	Charge pump driver enable input. Logic low on EN_CP turns on the charge pump.	
ON_REM	16	I	Remote on; logic high enables the part.	
MIC_OUT	18	0	Microphone amplifier output	
MIC_IN-	19	Ι	Microphone amplifier inverting input	
MIC_IN+	21	I	Microphone amplifier noninverting input	
REF	22	0	1.185-V reference output. Decouple with 0.01- $\mu$ F to 0.1- $\mu$ F capacitor to ground.	
VA	23	0	Regulator A output voltage	
CA	24		Regulator A filter capacitor connection	
EN_A	26	I	Regulator A enable input; logic low turns on the regulator.	
MIC_EN	27	Ι	Microphone amplifier enable input; logic low turns on the microphone amplifier.	
PA	28	I	Program A. PA provides programming input for Regulator A.	
EN	29	I/O	Enable signal input/output; logic low enables the part.	
ON	32	0	On-signal output	
OFF	33	I	Off signal	
РВ	34	I	Program B. PB provides programming input for Regulator B.	
EN_B	35	Ι	Regulator B enable input; logic low turns on the regulator.	
СВ	37		Regulator B filter capacitor connection	
VB	38	0	Regulator B output voltage	
SPKR_OUT+	39	0	Speaker amplifier noninverting output	
SPKR_OUT-	42	0	Speaker amplifier inverting output	
SPKR_IN	43	I	Speaker amplifier input	
VL	45	0	Regulator L output voltage	
CL	46		Regulator L filter capacitor connection	
SPKR_EN	47	I	Speaker amplifier enable input; logic low enables the amplifier.	
	48	1	On signal; logic low enables the part.	



#### detailed description

#### voltage reference

The regulators and reset generator utilize an internal 1.185-V band-gap voltage reference. The reference is also buffered and brought out on REF for external use; REF can source a maximum of 2 mA. A 0.01- $\mu$ F to 0.1- $\mu$ F capacitor must be connected between REF and ground.

#### LDO regulators

The TPS 9104 includes three low-dropout regulators, implemented with 1- $\Omega$  PMOS series-pass transistors, with quiescent supply currents of 100  $\mu$ A. Each of the regulators can supply up to 100 mA of continuous output current. The 1- $\Omega$  PMOS series-pass transistor achieves the dropout voltage of just 100 mV at the maximum rated output current. Each regulator output voltage can be independently programmed to either 3.3 V or 3 V using its programming control input PL, PA or PB (Px). A logic low on Px sets the output voltage of the regulator to 3.3 V; a logic high sets it to 3 V.

Each LDO contains a current limit circuit. When the current demand on the regulator exceeds the current limit, the output voltage drops in proportion to the excess current. When the excess load current is removed, the output voltage returns to regulation. Exceeding the current limit on VL can disable the TPS9104. If enough current demand is placed on VL, the output voltage drops below the reset threshold voltage causing RESET to go low, effectively unlatching the enable.

VL is intended to be the primary supply voltage for the microprocessor and other system logic functions. VA and VB can be used to power low-noise analog circuits and/or implement system power management. The enable terminals  $\overline{EN}_A$  and  $\overline{EN}_B$  are utilized to power down circuitry when it is not required.  $\overline{EN}_A$  and  $\overline{EN}_B$  are TTL-compatible inputs with 10-µA active current-source pullups. A logic low enables the respective regulator while a logic high pulls the regulator output voltage to ground and reduces the regulator quiescent current to leakage levels. Both  $\overline{EN}_A$  and  $\overline{EN}_B$  are not active until  $\overline{RESET}$  is logic high.

Stability of the LDOs is ensured by the addition of compensation terminals CL, CA, and CB, which connect to the output of the regulator through an internal 1- $\Omega$  resistor. This compensation scheme allows for capacitors with equivalent series resistance (ESR) of up to 15  $\Omega$ , eliminating the need for expensive, low-ESR capacitors.

#### reset generator

RESET is a microprocessor reset signal that goes to logic low at power-up, or whenever VL drops below 2.93 V (2.6 V for 3-V applications), and remains in that state for 250 ms after VL exceeds the RESET threshold (see Figure 5). The open-drain output has a  $30-\mu$ A pullup that eliminates the need for an external pullup resistor and still allows it to be connected with other open-drain or open-collector signals. RESET is valid for supply voltages as low as 1.5 V.

### ON, OFF, ON, ON\_REM and EN functions

The ON input is intended to be the main enable for the TPS9104 and should be connected to ground through a push-button switch. Once the switch is pressed, internal logic pulls EN low. The EN terminal is designed to sink 3.2 mA and can be used as a pulldown to enable other functions on the TPS9104 or other system circuitry. When EN is pulled low, the TPS9104 checks to make sure the supply voltage is above the UVLO threshold voltage and the die temperature is below 160°C. If both of these conditions are met, the reference circuitry, regulator L, reset generator, and other support circuitry are enabled. When RESET goes high, the system can respond with a logic high on OFF, which latches the TPS9104 on, and the ON push button can then be released.

The TPS9104 is disabled in a similar manner. If the  $\overline{ON}$  push button is pressed while the TPS9104 is enabled, the ON signal responds with a logic high. Once this logic high is detected, the system can respond with a logic low on  $\overline{OFF}$ , disabling the TPS9104 and reducing supply currents to 1  $\mu$ A (see Figure 1).



The ON\_REM signal can be used in the same manner as  $\overline{ON}$  in enabling or disabling the TPS9104. The signal is provided as a system interface to increase the flexibility of the system.  $\overline{EN}$  can also be used as an input wired-OR open collector/drain to enable the TPS9104; however, it does not produce a logic signal ON and therefore cannot be used in the disable sequence described above. It is not recommended that  $\overline{EN}$  be used as the primary enable signal for the TPS9104.




Figure 1. Recommended Enable and Disable Sequence

#### speaker/ringer power amplifiers

The TPS9104 includes two differential-output power amplifiers capable of driving dynamic or piezoelectric speakers. Both amplifiers have enable inputs to reduce supply current to leakage levels when the amplifiers are not in use. Depopping circuitry prevents objectionable noise when the enable inputs are cycled on or off. Each amplifier requires only two gain-setting resistors and a capacitor for dc blocking (see Figure 46). RNGR\_EN and SPKR\_EN inputs are disabled when RESET is asserted. Both the SPKR\_EN and the RNGR\_EN have internal 10- $\mu$ A pullups.

#### microphone amplifier

This is a high-gain amplifier capable of driving a  $10-k\Omega$  load at 3 V peak-to-peak output. MIC\_EN input is disabled when RESET is asserted. The microphone amplifier has an enable input that reduces supply current to leakage levels when disabled. Added depopping circuitry prevents objectionable noise when the enable input



is cycled on or off. The microphone amplifier needs only two resistors to set the gain, and one capacitor for dc blocking (see Figure 47). Regulator A is the analog supply for the microphone amplifier, and  $\overline{EN_A}$  must be asserted for correct operation.

#### undervoltage lockout

Undervoltage lockout (UVLO) prevents operation of the functions in the TPS9104 until the supply voltage exceeds the threshold voltage, eliminating abnormal power-up conditions internally and externally, and providing an orderly turn-on.

#### overtemperature shutdown

If the die temperature exceeds 160°C, the thermal protection circuit shuts off the TPS9104. When the die temperature drops below 150°C, the device can be restarted with the  $\overline{ON}$  input.

#### charge pump driver

An unregulated inverting or doubler charge pump is implemented (see Figure 44) by connecting a network of two capacitors and two diodes to CP. In the inverting configuration, the charge pump can power an LCD or provide gate bias for a GaAs power amplifier. A 5-V supply for flash-memory programming or powering the subscriber identity module (SIM) European applications can be achieved using the doubler configuration and an external LDO. A logic-low input to the charge-pump enable,  $\overline{EN_CP}$ , turns on the oscillator and driver; a logic high turns them off.  $\overline{EN_CP}$  input is disabled when  $\overline{RESET}$  is asserted. The  $\overline{EN_CP}$  has a 10-µA internal pullup.


#### DISSIPATION RATING TABLE 1 – Free-Air Temperature

PACKAGE	T <sub>A</sub> ≤ 25°C	DERATING FACTOR	T <sub>A</sub> = 70°C	T <sub>A</sub> = 85°C
	POWER RATING	ABOVE T <sub>A</sub> = 25°C	POWER RATING	POWER RATING
PT	1350 mW	10.8 mW/°C	864 mW	702 mW

#### **DISSIPATION RATING TABLE 2 – Case Temperature**

PACKAGE	T <sub>C</sub> ≤ 25°C	DERATING FACTOR	T <sub>C</sub> = 70°C	T <sub>C</sub> = 85°C
	POWER RATING	ABOVE T <sub>C</sub> = 25°C	POWER RATING	POWER RATING
PT	6579 mW	52.6 mW/°C	4212 mW	3423 mW





#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†‡</sup>

Supply voltage range, V <sub>CC</sub> , VCP	$\ldots$ $-0.3$ V to 12 V
Input voltage range at OFF, MIC_EN, SPKR_EN, RNGR_EN, SPI	KR_IN,
RNGR_IN, MIC_IN+, MIC_IN	$\ldots$ $-0.3$ V to 7 V
Input voltage range at PL, PA, PB, EN, EN_A, EN_B,	
ON, ON_REM, EN_CP	$\dots$ –0.3 V to V <sub>CC</sub>
Continuous total power dissipation	
Peak output current	Internally limited
Output current range at SPKR_OUT+, SPKR_OUT-,	
RNGR_OUT+, RNGR_OUT	100 mA to 100 mA
Power dissipation	See dissipation rating table
Operating free-air temperature range, TA	40°C to 85°C
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C
Lead Temperature 1,6 mm (1/16 inch) from case for 10 seconds	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

<sup>‡</sup> All voltages are with respect to GND.



## recommended operating conditions

	MIN	NOM MAX	UNIT
Supply voltage, V <sub>CC</sub> , VCP	3	10	V
Input voltage, OFF, MIC_EN, SPKR_EN, RNGR_EN	0	5	V
Input voltage at PL, PA, PB, EN, EN_A, EN_B, ON, ON_REM, EN_CP	0	VCC	V
Reference output current	0	2	mA
Continuous regulator output current	0	100	mA
Operating free-air temperature	-40	85	°C

electrical characteristics over recommended operating free-air temperature range, V<sub>CC</sub> = VCP = 4 V, Px = 0 V, I<sub>O(Vx)</sub> = 35 mA,  $\overline{OFF}$  = VL,  $\overline{ON}$  open, ON\_REM = 0 V, Cx = 10  $\mu$ F (unless otherwise noted)

PARAMETER	TEST CON	NDITIONS <sup>†</sup>	MIN	TYP	MAX	UNI
	T <sub>A</sub> = 25°C,	I <sup>O</sup> = 0		1.185		V
Output voltage	$4 \text{ V} \leq \text{V}_{CC} \leq 10 \text{ V},$	$0 \le I_O \le 2 \text{ mA}$	1.161		1.209	V
00 regulators						
PARAMETER	TEST CO	NDITIONS <sup>†</sup>	MIN	TYP	MAX	UNI
	T <sub>A</sub> = 25°C		3.25	3.3	3.35	V
	$0 \le I_{O(VX)} \le 100 \text{ mA},$	$3.5 \text{ V} \le \text{V}_{CC} \le 10 \text{ V}$	3.2		3.4	V
Output voltage at VA, VB, VL (Vx)	$Px = V_{CC},$	T <sub>A</sub> = 25°C	2.95	3	3.05	V
	$\begin{array}{l} Px = V_{CC},\\ 3.2 \ V \leq V_{CC} \leq 10 \ V \end{array}$	$0 \le I_O(Vx) \le 100 \text{ mA},$	2.9		3.10	V
Dropout voltage	I <sub>O(Vx)</sub> = 100 mA,	V <sub>CC</sub> = 3.2 V		100	200	m∖
Load regulation	$I_{O(Vx)} = 0$ mA to 100 m	A		30		m∖
Line regulation	$I_{O(Vx)} = 100 \text{ mA},$	V <sub>CC</sub> = 3.5 V to 10 V		10		m∖
Ripple rejection	f = 120 Hz			60		dB
Quiescent current (each regulator)				100		μA
arge pump driver						
PARAMETER	TEST CO	NDITIONS	MIN	TYP	MAX	UNI
Frequency			50	100	150	kHz
Duty cycle				50%		
Output resistance				15	30	Ω

<sup>†</sup> Pulse-testing techniques are used to maintain virtual junction temperature as close as possible to ambient temperature; thermal effect must be taken into account separately.



electrical characteristics over recommended operating free-air temperature range, V<sub>CC</sub> = VCP = 4 V, Px = 0 V, I<sub>O(Vx)</sub> = 35 mA, OFF = VL, ON open, ON\_REM = 0 V, Cx = 10  $\mu$ F (unless otherwise noted) (continued)

PARAMETER	TEST CONDITIONS <sup>†</sup>	MIN	TYP	MAX	
Output voltage swing	Single-ended, $R_L = 32 \Omega$	1.6	2		V
Output offset voltage	$A_V = 1 V/V$		15	30	m٧
Total harmonic distortion (THD)			0.5%	1%	
Gain bandwidth product (GBW)	$A_V = 10 V/V$	4	20		kHz
Input noise	100 Hz ≤ BW ≤ 100 kHz		200		μVrn
Quiescent current (each amplifier)			2		m/
	$PL = V_{CC}$		1.221		
Reference voltage, AREF	PL = 0 V		1.345		V
rophone amplifier					
PARAMETER	TEST CONDITIONS <sup>†</sup>	MIN	TYP	MAX	UN
Common mode input voltage range		1	-	VA –1	V
Input bias current	Both inputs = VA/2	-1		1	μA
Output voltage swing	10 k $\Omega$ load, VA = 3.3 V	2.7	3		V
Output offset voltage	$A_V = 1 V/V$			6	m۱
Total harmonic distortion (THD)	$f = 1 \text{ kHz},$ $A_V = 100 \text{ V/V}$ Output voltage swing = 1 V, $V_O(PP)$	/,	0.5%	1%	
Power-supply rejection ratio (PSRR)	A <sub>V</sub> = 100 V/V		100		dE
Common-mode rejection ratio (CMRR)	A <sub>V</sub> = 100 V/V		80		dE
Gain bandwidth product (GBW)	$A_{V} = 100 \text{ V/V}$	4			kH
Input noise	$100 \text{ Hz} \le BW \le 100 \text{ kHz}$		10		μVrr
Quiescent current			180		μA
SET .					
PARAMETER	TEST CONDITIONS <sup>†</sup>	MIN	TYP	MAX	UN
Input threshold voltage	VL voltage decreasing	2.871	2.93	2.989	V
Input threshold voltage	VL voltage decreasing, $PL = V_{CC}$	2.548	2.6	2.652	V
Timeout delay at RESET	See Figure 5	125	250	375	m
Low-level output voltage	I <sub>O</sub> = 1 mA, V <sub>CC</sub> = 1.5 V			0.4	V
High-level output current	V <sub>O</sub> = 2.4 V	-40	-	-20	μA
Low-level output current	V <sub>O</sub> = 0.4 V			3.2	m/
Hysteresis			40		m\
c inputs at EN_A, EN_B, SPKR_EN, RNGR_EN	N. MIC EN. EN CP	-			
		MIN	TYP	MAX	UN
High-level input voltage	1	2			V
Low-level input voltage	1			0.8	V
1		-20	-10	1	μA

<sup>†</sup> Pulse-testing techniques are used to maintain virtual junction temperature as close as possible to ambient temperature; thermal effect must be taken into account separately.



# electrical characteristics over recommended operating free-air temperature range, V<sub>CC</sub> = VCP = 4 V, Px = 0 V, I<sub>O(Vx)</sub> = 35 mA, OFF = VL, ON open, ON\_REM = 0 V, Cx = 10 $\mu$ F (unless otherwise noted) (continued)

ogic inputs at PL, PA, PB, OFF, ON_REM					
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
High-level input voltage		2			V
Low-level input voltage				0.8	V
Input current		-1		1	μΑ
ogic inputs at ON <sup>†</sup>					
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
High-level input voltage		2			V
Low-level input voltage				0.8	V
Input current		-20		1	μΑ
logic inputs at $\overline{EN}^{\dagger}$					
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
High-level input voltage		2.4			V
Low-level input voltage				0.8	V
Source current	$V_{O} = 2.4 V$ OFF = 0	-50	-30	1	μA
Sink current	V <sub>O</sub> = 0.4 V			3.2	mA
ogic outputs at ON	·				
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
High-level output voltage	1-mA source current	2.4			V
Low-level output voltage	1-mA sink current			0.4	V
overtemperature shutdown					
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Temperature threshold			160		°C
Temperature hysteresis			10		°C
undervoltage lockout (UVLO)					
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Threshold	V <sub>CC</sub> increasing	1.80		2.52	V
Hysteresis			50		mV
supply current					
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Shutdown	OFF = 0 V		0.5	10	μΑ
Operating	EN_CP VCP, SPKR_EN   RNGR_EN = VL, MIC_EN		0.7	1	mA

 $^{\dagger}$  High and low level voltages are dependent on V\_CC. See graphs.




# <u>TPS9104Y</u> electrical characteristics, $T_J = 25^{\circ}C$ , $V_{CC} = VCP = 4$ V, Px = 0 V, $I_{O(Vx)} = 35$ mA, <u>OFF</u> = VL, <u>ON</u> open, ON\_REM = 0 V, $Cx = 10 \ \mu$ F (unless otherwise noted)

PARAMETER	TEST CONDITIONS <sup>†</sup>	MIN	TYP	MAX	UNIT
Output voltage	IO = 0		1.185		V
.DO Regulators					
PARAMETER	TEST CONDITIONS <sup>†</sup>	MIN	TYP	MAX	UNIT
Output voltage at VA, VB, VL (Vx)	$P_X = V_{CC}$	2.95	3	3.05	V
Dropout voltage	I <sub>O(Vx)</sub> = 100 mA, V <sub>CC</sub> = 3.2 V		100		mV
Load regulation	$I_O(V_X) = 0$ mA to 100 mA		30		mV
Line regulation	$I_{O(Vx)} = 100 \text{ mA},  V_{CC} = 3.5 \text{ V to } 10 \text{ V}$		10		mV
Ripple rejection	f = 120 Hz		60		dB
Quiescent current (each regulator)			100		μA
charge pump driver					
PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNI
Frequency			100		kHz
Duty cycle			50%		
Output resistance			15		Ω
speaker amplifier/ringer amplifier					
PARAMETER	TEST CONDITIONS <sup>†</sup>	MIN	TYP	MAX	UNI
Output voltage swing	Single-ended, $R_L = 32 \Omega$		2		V
Output offset voltage	$A_V = 1 V/V$		15		mV
Total harmonic distortion (THD)			0.5%		
Gain bandwidth product (GBW)	$A_V = 10 V/V$		20		kHz
Input noise	$100 \text{ Hz} \le \text{BW} \le 100 \text{ kHz}$		200		μVrm
Quiescent current (each amplifier)			2		mA
Reference, AREF	$PL = V_{CC}$		1.221		v
Kelelence, AKEI	PL = 0 V		1.345		v
microphone amplifier					
PARAMETER	TEST CONDITIONS <sup>†</sup>	MIN	TYP	MAX	UNI
Common mode input range		1		VA –1	V
Output voltage swing	10 k $\Omega$ load, VA = 3.3 V	2.7	3		V
Output offset voltage	A <sub>V</sub> = 1 V/V			6	mV
RESET					
PARAMETER	TEST CONDITIONS <sup>†</sup>	MIN	TYP	MAX	UNI
Threshold voltage	VL voltage decreasing		2.93		V
Threshold voltage	VL voltage decreasing, PL = V <sub>CC</sub>		2.6		V
Delay	See Figure 5		250		ms
Hysteresis	- Ť		40		mV

<sup>†</sup> Pulse-testing techniques are used to maintain virtual junction temperature as close as possible to ambient temperature; thermal effect must be taken into account separately.






# PARAMETER MEASUREMENT INFORMATION

Figure 4. Test Circuit





# PARAMETER MEASUREMENT INFORMATION

Figure 6. LDO Regulator Output Voltage Rise Time and Fall Time



# PARAMETER MEASUREMENT INFORMATION




Figure 7. LDO Regulator Load Transient, 1 mA to 100 mA Pulsed Load






Figure 8. LDO Regulator Line Transient






# PARAMETER MEASUREMENT INFORMATION













# PARAMETER MEASUREMENT INFORMATION







40


50

# **TYPICAL CHARACTERISTICS**


# **Table of Graphs**

			FIGURE
ICC	Quiescent current	vs Supply voltage	14
	Dropout voltage	vs Output current	15
	Diopout voltage	vs Junction temperature	16
ΔVO	Change in output voltage	vs Junction temperature	17
Vo	Output voltage, VL	vs Supply voltage	18
ΔVO	Change in output voltage	vs Supply voltage	19
ΔVO	Change in output voltage	vs Output current	20
ICC	Shutdown current	vs Supply voltage	21
	Threshold, ON	vs Supply voltage	22
	Threshold, EN	vs Supply voltage	23
	Threshold, ON_REM	vs Supply voltage	24
	Ripple rejection	vs Frequency	25
	Output spectral noise density	vs Frequency	26
	Change in frequency, CP	vs Junction temperature	27
٢O	Output resistance into CP	vs Supply voltage	28
rO	Output resistance out of CP	vs Supply voltage	29
VOM	Maximum peak output voltage	vs Load resistance	30
THD	Total harmonic distortion	vs Frequency	31
טחו	Total narmonic distortion	vs Load resistance	32
<b>k</b> SVR	Power supply rejection ratio	vs Frequency	33
V <sub>n</sub>	Output noise voltage	vs Frequency	34
VO	Output voltage	vs Junction temperature	35
VOM	Maximum peak output voltage	vs Load	36
THD	Total harmonic distortion	vs Frequency	37
טחו	Total narmonic distortion	vs Load resistance	38
<b>k</b> SVR	Power supply rejection ratio	vs Frequency	39
	Closed-loop gain and phase shift	vs Frequency	40
Vn	Output noise voltage	vs Frequency	41
$\Phi_{m}$	Phase margin	vs Load capacitance	42











































# THERMAL INFORMATION

Using thermal resistance, junction-to-ambient ( $R_{\theta JA}$ ), maximum power dissipation can be calculated with the equation:

$$P_{D(max)} = \frac{T_{J(max)} - T_{A}}{R_{\theta JA}}$$

Where  $T_{J(max)}$  is the maximum allowable junction temperature or 125°C.

This limit should then be applied to the internal power dissipation of the TPS9104. The equation for calculating total internal power dissipation of the TPS9104 is:

$$\mathsf{P}_{\mathsf{D}(\mathsf{max})} = \sum_{\mathsf{X}} (\mathsf{V}_{\mathsf{I}} - \mathsf{V}_{\mathsf{X}}) \times \mathsf{I}_{\mathsf{X}} + \mathsf{V}_{\mathsf{I}} \times \mathsf{I}_{\mathsf{Q}}$$

Many system-dependent issues such as thermal coupling, airflow, added heat sinks and convection surfaces, and the presence of other heat-generating components affect the power dissipation limits of a given component.

Three basic approaches for enhancing thermal performance are:

- Improving the power dissipation capability of the PWB design
- Improving the thermal coupling of the component to the PWB
- Introducing airflow in the system






Figure 43. Typical Application



### **APPLICATION INFORMATION**

# LDOs (VL, VA, VB) output capacitors

A 10- $\mu$ F capacitor must be tied to Cx (CL, CA, or CB). The Cx terminal is connected internally to the output of the LDO through a 1- $\Omega$  resistor. The stability of LDOs is dependent on the ESR of the output filter capacitor. Most LDOs are designed to be stable over a narrow range of ESR with lower limits and upper limits, thus limiting the type of capacitor that can be used. With the use of the internal 1- $\Omega$  resistor, the lower ESR limit of the capacitor is eliminated, permitting the upper limit to be raised. Therefore, almost any tantalum or ceramic capacitor can be used, provided the ESR does not exceed 15  $\Omega$  over temperature.

# charge pump design




Figure 44. Charge Pump Configurations

The charge-pump terminal can drive either a voltage inverter or a voltage doubler. In either case only two capacitors and two signal diodes are needed. The output voltage is unregulated and a regulator may be added if needed.

The charge transfer of C1 is:

 $\Delta q = C1 \times (V_{CC} - V_{O})$ 

This occurs f times a second and the charge transfer per unit time (current) is:

 $I = f \times C1 \times (V_{CC} - V_{O})$ 

Rewriting this equation in the form of I = V/R

$$I = \frac{V_{CC} - V_{O}}{\frac{1}{f \times C1}}$$

where  $\frac{1}{f \times C1}$  is an equivalent resistor.



# **APPLICATION INFORMATION**

# charge pump design (continued)

An equivalent circuit can now be drawn taking the diodes into account.




Figure 45. Equivalent Circuit

The output voltage for the doubler is then:

$$V_{O} = 2 \times V_{CC} - 2 \times V_{diode} - I_{O} \times R_{total}$$

and the output voltage for the inverter is:

$$V_{O} = -(V_{CC} - 2 \times V_{diode}) + I_{O} \times R_{total}$$

To determine the size of C1 use

$$C = \frac{I}{f \times \Delta V}$$


where f = 100,000 and  $\Delta V$  = ripple voltage.

For an output current of 10 mA calculate

$$C1 = \frac{0.01 \text{ A}}{100 \text{ kHz} \times 0.1 \text{ V}_{ripple}} = 1 \text{ }\mu\text{F}$$

Because of losses caused by diode switching and ESR, the calculated capacitance should be multiplied by 1.5 to 2. A  $2-\mu$ F capacitance should drive a 10-mA voltage doubler or inverter.

#### amplifier design







## **APPLICATION INFORMATION**

#### amplifier design (continued)

The speaker and ringer amplifiers are capable of driving either dynamic or piezoelectric speakers. The gain is set with two external resistors connected as shown. There is an inverting stage and a noninverting stage, both of which can drive a speaker differentially. When the speaker is connected in the differential mode, the gain is doubled. The gain equation is

$$G = \frac{R2}{R1} \times 2$$


Typically R2 is in the range of 10 k $\Omega$  to 100 k $\Omega$  and the gain can be as high as 10. The noninverting amplifier input is connected to the internal reference and should be bypassed with a 0.1- $\mu$ F capacitor. The audio input signal must be capacitor-coupled (refer to C1 in Figure 47). R1 and C1 determine the low-frequency pole (f<sub>p</sub>) location. The frequency response of the input RC is:

$$f_p = \frac{1}{2 \times \pi \times R1 \times C1}$$

For a  $0.22 \mu$ F capacitor and a  $1 k\Omega$  resistor, the 3-dB point is

$$f_p = \frac{1}{2 \times \pi \times 1K \times 0.22 \ \mu F} = 750 \ Hz$$

Both  $V_{CC}$  and VL supply power to the speaker and ringer amplifiers. The output of VL is used to power the high-gain input stage, and  $V_{CC}$  is used to power the low-gain high-current output stage. When driving a highly capacitive load, series resistance should be added to minimize signal distortion.





This is a high-gain amplifier capable of driving a 10 kΩ load at 3 V. The gain is set using two external resistors,

R1 and R2. A low noise reference must be connected to MIC\_IN+. The gain equation is:  $G = \frac{R2}{R1}$ . Typically R2 can be in the range of 10 k $\Omega$  to 100 k $\Omega$  and the gain can be up to 100. The microphone must be either capacitor-coupled (C1) or tied to the reference. The closed-loop –3 dB point for this amplifier is a minimum of 4 kHz. The location of the low-frequency pole can be calculated using


$$f_p = \frac{1}{2 \times \pi \times R1 \times C1}$$



### **MECHANICAL DATA**

### PT (S-PQFP-G48)

PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Falls within JEDEC MS-026

D. This may also be a thermally enhanced plastic package with leads conected to the die pads.



#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current and complete.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1998, Texas Instruments Incorporated