
SCBS205C - MARCH 1993 - REVISED MAY 1997

- **Members of the Texas Instruments** Widebus™ Family
- State-of-the-Art *EPIC-IIB™* BiCMOS Design Significantly Reduces Power Dissipation
- **ESD Protection Exceeds 2000 V Per** MIL-STD-883, Method 3015
- Latch-Up Performance Exceeds 500 mA Per **JEDEC Standard JESD-17**
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$
- **High-Impedance State During Power Up** and Power Down
- Distributed V_{CC} and GND Pin Configuration **Minimizes High-Speed Switching Noise**
- Flow-Through Architecture Optimizes PCB Layout
- High-Drive Outputs (-32-mA I_{OH}, 64-mA I_{OL})
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package **Using 25-mil Center-to-Center Spacings**

description

The 'ABT16374A are 16-bit edge-triggered D-type flip-flops with 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

SN54ABT16374A . . . WD PACKAGE SN74ABT16374A... DGG OR DL PACKAGE (TOP VIEW)



These devices can be used as two 8-bit flip-flops or one 16-bit flip-flop. On the positive transition of the clock (CLK) input, the Q outputs of the flip-flop take on the logic levels set up at the data (D) inputs.

A buffered output-enable (OE) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components

OE does not affect internal operations of the flip-flop. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

When V_{CC} is between 0 and 2.1 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 2.1 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABT16374A is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74ABT16374A is characterized for operation from -40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus and EPIC-IIB are trademarks of Texas Instruments Incorporated.




SCBS205C - MARCH 1993 - REVISED MAY 1997

FUNCTION TABLE (each flip-flop)


	INPUTS	OUTPUT	
OE	CLK	D	Q
L	1	Н	Н
L	\uparrow	L	L
L	H or L	Χ	Q ₀
Н	Χ	Χ	Z

logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)





SCBS205C - MARCH 1993 - REVISED MAY 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	0.5 V to 7 V
Input voltage range, V _I (see Note 1)	
Voltage range applied to any output in the high or power-off state, VO	–0.5 V to 5.5 V
Current into any output in the low state, IO: SN54ABT16374A	96 mA
SN74ABT16374A	128 mA
Input clamp current, I _{IK} (V _I < 0)	–18 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Package thermal impedance, θ _{JA} (see Note 2): DGG package	89°C/W
DL package	94°C/W
Storage temperature range, T _{stq}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions (see Note 3)

				16374A	SN74ABT	UNIT	
			MIN	MAX	MIN	MAX	UNII
Vcc	Supply voltage		4.5	5.5	4.5	5.5	V
VIH	High-level input voltage		2		2		V
V _{IL}	Low-level input voltage			0.8		0.8	V
VI	Input voltage		0	Vcc	0	Vcc	V
IOH	High-level output current			-24		-32	mA
loL	Low-level output current			48		64	mA
Δt/Δν	Input transition rise or fall rate Outputs enabled			10		10	ns/V
Δt/ΔV _{CC}	Power-up ramp rate		200		200		μs/V
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.



NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

^{2.} The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.

SCBS205C - MARCH 1993 - REVISED MAY 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DAD	RAMETER	TEST CONDITIONS		1	T _A = 25°C	;	SN54ABT	16374A	SN74ABT1	16374A	UNIT		
PAR	KAMETER	l lesi c	ONDITIONS	MIN	TYP [†]	MAX	MIN	MAX	MIN	MAX	UNII		
VIK		$V_{CC} = 4.5 \text{ V},$	I _I = -18 mA			-1.2		-1.2		-1.2	V		
	$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -3 \text{ mA}$	2.5			2.5		2.5					
\ _{\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\}		V _{CC} = 5 V,	$I_{OH} = -3 \text{ mA}$	3			3		3		٧		
VOH		V _{CC} = 4.5 V	$I_{OH} = -24 \text{ mA}$	2			2						
		VCC = 4.5 V	$I_{OH} = -32 \text{ mA}$	2*					2				
Vai		VCC = 4.5 V	I _{OL} = 48 mA			0.55		0.55			V		
VOL		VCC = 4.5 V	I _{OL} = 64 mA			0.55*				0.55	V		
V _{hys}					100						mV		
IĮ		$V_{CC} = 0 \text{ to } 5.5 \text{ V}$	$V_1 = V_{CC}$ or GND			±1		±1		±1	μΑ		
l _{OZPU} ‡	‡	$V_{CC} = 0 \text{ to } 2.1 \text{ V}_{O} = 0.5 \text{ to } 2.7 \text{ V}_{O}$	/, V, OE = X			±50		±50		±50	μΑ		
lozpd‡	:	$V_{CC} = 2.1 \text{ V to } 0,$ $V_{O} = 0.5 \text{ to } 2.7 \text{ V}, \overline{OE} = X$		$V_{CC} = 2.1 \text{ V to 0},$ $V_{O} = 0.5 \text{ to 2.7 V}, \overline{OE} = X$				±50		±50		±50	μА
lozh		$V_{CC} = 2.1 \text{ V to } 5.5 \text{ V},$ $V_{O} = 2.7 \text{ V}, \overline{OE} \ge 2 \text{ V}$				10		10		10	μА		
lozL		V _{CC} = 2.1 V to V _O = 0.5 V, OE				-10		-10		-10	μА		
l _{off}		$V_{CC} = 0$,	V_I or $V_O \le 4.5 \text{ V}$			±100				±100	μΑ		
ICEX	Outputs high	V _{CC} = 5.5 V,	V _O = 5.5 V			50		50		50	μΑ		
IO§		V _{CC} = 5.5 V,	V _O = 2.5 V	-50	-100	-180	-50	-180	-50	-180	mA		
	Outputs high					2		2		2			
loo	Outputs low	$V_{CC} = 5.5 \text{ V}, I_{O} = 0,$				72		72		72	mΑ		
Icc	Outputs disabled	$V_I = V_{CC}$ or GN	D			2		2		2	IIIA		
ΔICC¶		V _{CC} = 5.5 V, Or Other inputs at V	ne input at 3.4 V, / _{CC} or GND			1.5		1.5		1.5	mA		
Ci		V _I = 2.5 V or 0.5	V		3.5						pF		
Co		$V_0 = 2.5 \text{ V or } 0.$	5 V		9.5						pF		

^{*} On products compliant to MIL-PRF-38535, this parameter does not apply.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

			V _{CC} = 5 V, T _A = 25°C#		6374A	SN74ABT	UNIT	
			MAX	MIN	MAX	MIN	MAX	
fclock	Clock frequency	0	150	0	150	0	150	MHz
t _W	Pulse duration, CLK high or low	3.3		3.3		3.3		ns
t _{su}	Setup time, data before CLK↑	1.1		1.3		1.1		ns
th	Hold time, data after CLK↑	1.3		1.5		1.3		ns

[#]These values apply only to the SN74ABT16374A.



[†] All typical values are at $V_{CC} = 5 \text{ V}$.

[‡] This parameter is characterized, but not production tested.

[§] Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

[¶] This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

SCBS205C - MARCH 1993 - REVISED MAY 1997

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V ₍	CC = 5 V 4 = 25°C	/, ;	MIN	MAX	UNIT
			MIN	TYP	MAX			
f _{max}			150			150		MHz
^t PLH	CLK	Q	1.8	4.3	5.7	1.5	6.9	ns
^t PHL		Q Q	2.7	4.7	6.1	2.2	6.9	115
^t PZH	ŌĒ	Q	1.2	3.4	4.8	0.8	6.1	ns
t _{PZL}	OE .	Q	1.6	3.5	4.9	1.2	5.5	115
^t PHZ	ŌĒ	Q	2.2	5.5	8.6	1.8	9.6	ns
t _{PLZ}	OL	ď	2.2	4.3	6.2	1.8	7.2	115

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, T _A = 25°C			MIN	MAX	UNIT
			MIN	TYP	MAX	1		
fmax			150			150		MHz
^t PLH	CLK	Q	1.8	4.3	5.4	1.8	6.2	ns
t _{PHL}		Q	2.7	4.7	5.6	2.7	5.9	115
^t PZH	ŌĒ	Q	1.2	3.4	4.8	1.2	5.6	ns
^t PZL	OE .	Q	1.6	3.5	4.7	1.6	5.3	115
^t PHZ	ŌĒ	Q	2.2	5.5	7.1	2.2	8.2	ns
t _{PLZ}			2.2	4.3	5.8	2.2	6.6	115

SCBS205C - MARCH 1993 - REVISED MAY 1997

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_f \leq$ 2.5 ns. $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated