## SN54ABT823, SN74ABT823 9-BIT BUS-INTERFACE FLIP-FLOPS <br> WITH 3-STATE OUTPUTS

SCBS158E - JANUARY 1991 - REVISED MAY 1997

- State-of-the-Art EPIC-IIB ${ }^{\text {TM }}$ BiCMOS Design Significantly Reduces Power Dissipation
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( $\mathrm{C}=200 \mathrm{pF}, \mathrm{R}=0$ )
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical $\mathrm{V}_{\text {OLP }}$ (Output Ground Bounce) $<1 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- High-Impedance State During Power Up and Power Down
- High-Drive Outputs ( $-32-\mathrm{mA} \mathrm{I}_{\mathrm{OH}}, 64-\mathrm{mA} \mathrm{I}_{\mathrm{OL}}$ )
- Buffered Control Inputs to Reduce dc Loading Effects
- Package Options Include Plastic Small-Outline (DW) and Shrink Small-Outline (DB) Packages, Ceramic Chip Carriers (FK) and Flatpacks (W), and Standard Plastic (NT) and Ceramic (JT) DIPs


## description

These 9-bit flip-flops feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing wider buffer registers, I/O ports, bidirectional bus drivers with parity, and working registers.
With the clock-enable ( $\overline{\text { CLKEN }}$ ) input low, the nine D-type edge-triggered flip-flops enter data on the low-to-high transitions of the clock. Taking $\overline{\text { CLKEN }}$ high disables the clock buffer, thus latching the outputs. Taking the clear ( $\overline{\mathrm{CLR}})$ input low causes the nine Q outputs to go low, independently of the clock.


SN54ABT823 ... FK PACKAGE (TOP VIEW)


NC - No internal connection

A buffered output-enable ( $\overline{\mathrm{OE}}$ ) input can be used to place the nine outputs in either a normal logic state (high or low logic level) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.
When $\mathrm{V}_{\mathrm{CC}}$ is between 0 and 2.1 V , the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above $2.1 \mathrm{~V}, \overline{\mathrm{OE}}$ should be tied to $\mathrm{V}_{\mathrm{CC}}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABT823 is characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. The SN74ABT823 is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

SN54ABT823, SN74ABT823

## 9-BIT BUS-INTERFACE FLIP-FLOPS

WITH 3-STATE OUTPUTS
SCBS158E - JANUARY 1991 - REVISED MAY 1997

| FUNCTION TABLE <br> (each flip-flop) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|      INPUTS <br> $\overline{\text { OE }}$ $\overline{\text { CLR }}$ $\overline{\text { CLKEN }}$ CLK D OUTPUT <br> L L X X X L <br> L H L $\uparrow$ H H <br> L H L $\uparrow$ L L <br> L $H$ H X X $Q_{0}$ <br> H X X X X Z |  |  |  |  |

## logic symbol $\dagger$


$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for the DB, DW, JT, NT, and W packages.

# SN54ABT823, SN74ABT823 <br> 9-BIT BUS-INTERFACE FLIP-FLOPS <br> WITH 3-STATE OUTPUTS 

## logic diagram (positive logic)



Pin numbers shown are for the DB, DW, JT, NT, and W packages.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

| Supply voltage range, $\mathrm{V}_{\mathrm{CC}}$ | -0.5 V to 7 V |
| :---: | :---: |
| Input voltage range, $\mathrm{V}_{\text {I }}$ (see Note 1) | -0.5 V to 7 V |
| Voltage range applied to any output in the high or power-off st | -0.5 V to 5.5 V |
| Current into any output in the low state, $\mathrm{I}_{\mathrm{O}}$ : SN54ABT823 | 96 mA |
| SN74ABT823 | 128 mA |
| Input clamp current, $\mathrm{I}_{\mathrm{IK}}\left(\mathrm{V}_{\mathrm{I}}<0\right)$ | -18 mA |
| Output clamp current, IOK ( $\left.\mathrm{V}_{\mathrm{O}}<0\right)$ | -50 mA |
| Package thermal impedance, $\theta_{\text {JA }}$ (see Note 2): DB package | $104^{\circ} \mathrm{C} / \mathrm{W}$ |
| DW package | $81^{\circ} \mathrm{C} / \mathrm{W}$ |
| NT package | . $67^{\circ} \mathrm{C} / \mathrm{W}$ |
| Storage temperature range, $\mathrm{T}_{\text {stg }}$ | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |

$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "recommended operating conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51, except for through-hole packages, which use a trace length of zero.

SN54ABT823, SN74ABT823
9-BIT BUS-INTERFACE FLIP-FLOPS
WITH 3-STATE OUTPUTS
SCBS158E - JANUARY 1991 - REVISED MAY 1997
recommended operating conditions (see Note 3)

|  |  | SN54ABT823 |  | SN74ABT823 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | 4.5 | 5.5 | 4.5 | 5.5 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | 2 |  | 2 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage |  | 0.8 |  | 0.8 | V |
| $\mathrm{V}_{1}$ | Input voltage | 0 | $\mathrm{V}_{\mathrm{CC}}$ | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| ${ }^{\mathrm{O}} \mathrm{OH}$ | High-level output current |  | -24 |  | -32 | mA |
| $\mathrm{I}_{\mathrm{OL}}$ | Low-level output current |  | 48 |  | 64 | mA |
| $\Delta \mathrm{t} / \Delta \mathrm{v}$ | Input transition rise or fall rate |  | 5 |  | 5 | ns/V |
| $\Delta \mathrm{t} / \Delta \mathrm{V}_{\mathrm{CC}}$ | Power-up ramp rate | 200 |  | 200 |  | $\mu \mathrm{s} / \mathrm{V}$ |
| TA | Operating free-air temperature | -55 | 125 | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

NOTE 3: Unused inputs must be held high or low to prevent them from floating.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54ABT823 |  | SN74ABT823 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP† | MAX | MIN | MAX | MIN | MAX |  |
| $\mathrm{V}_{\text {IK }}$ | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | I $=-18 \mathrm{~mA}$ |  |  | -1.2 |  | -1.2 |  | -1.2 | V |
| VOH | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{I} \mathrm{OH}=-3 \mathrm{~mA}$ | 2.5 |  |  | 2.5 |  | 2.5 |  | V |
|  | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$, | $\mathrm{I} \mathrm{OH}=-3 \mathrm{~mA}$ | 3 |  |  | 3 |  | 3 |  |  |
|  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ | $\mathrm{I}^{\mathrm{OH}}=-24 \mathrm{~mA}$ | 2 |  |  | 2 |  |  |  |  |
|  |  | $\mathrm{I} \mathrm{OH}=-32 \mathrm{~mA}$ | 2* |  |  |  |  | 2 |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ | $\mathrm{l} \mathrm{OL}=48 \mathrm{~mA}$ |  |  | 0.55 |  | 0.55 | 0.55 V |  | V |
|  |  | $\mathrm{IOL}=64 \mathrm{~mA}$ |  |  | 0.55* |  |  |  |  |  |
| $V_{\text {hys }}$ |  |  |  | 100 |  |  |  |  |  | mV |
| 1 | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND |  |  | $\pm 1$ |  | $\pm 1$ |  | $\pm 1$ | $\mu \mathrm{A}$ |
| IOZPU ${ }^{\ddagger}$ | $\mathrm{V}_{\mathrm{CC}}=0$ to $2.1 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=0.5 \mathrm{~V}$ to $2.7 \mathrm{~V}, \overline{\mathrm{OE}}=\mathrm{X}$ |  |  |  | $\pm 50$ |  | $\pm 50$ |  | $\pm 50$ | $\mu \mathrm{A}$ |
| $\mathrm{OZPD}^{\ddagger}$ | $\mathrm{V}_{\mathrm{CC}}=2.1 \mathrm{~V}$ to $0, \mathrm{~V}_{\mathrm{O}}=0.5 \mathrm{~V}$ to $2.7 \mathrm{~V}, \overline{\mathrm{OE}}=\mathrm{X}$ |  |  |  | $\pm 50$ |  | $\pm 50$ |  | $\pm 50$ | $\mu \mathrm{A}$ |
| IOZH | $\mathrm{V}_{\mathrm{CC}}=2.1 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=2.7 \mathrm{~V}, \overline{\mathrm{OE}} \geq 2 \mathrm{~V}$ |  |  |  | 10§ |  | 10§ |  | 10§ | $\mu \mathrm{A}$ |
| IOZL | $\mathrm{V}_{\mathrm{CC}}=2.1 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=0.5 \mathrm{~V}, \overline{\mathrm{OE}} \geq 2 \mathrm{~V}$ |  |  |  | -10§ |  | -10§ |  | -10§ | $\mu \mathrm{A}$ |
| Ioff | $\mathrm{V}_{\mathrm{CC}}=0, \quad \mathrm{~V}_{\text {I or }} \mathrm{V}_{\mathrm{O}} \leq 4.5 \mathrm{~V}$ |  |  |  | $\pm 100$ |  |  |  | $\pm 100$ | $\mu \mathrm{A}$ |
| ICEX | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=5.5 \mathrm{~V}$ | Outputs high |  |  | 50 |  | 50 |  | 50 | $\mu \mathrm{A}$ |
| $10^{1 /}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=2.5 \mathrm{~V}$ | -50 | -140 | -180 | -50 | -180 | -50 | -180 | mA |
| ${ }^{\text {I CC }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{I} \mathrm{O}=0, \\ & \mathrm{~V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}} \text { or } \mathrm{GND} \end{aligned}$ | Outputs high |  | 1 | 250 |  | 250 |  | 250 | $\mu \mathrm{A}$ |
|  |  | Outputs low |  | 24 | 38 |  | 38 |  | 38 | mA |
|  |  | Outputs disabled |  | 0.5 | 250 |  | 250 |  | 250 | $\mu \mathrm{A}$ |
| ${ }^{\text {l }} \mathrm{CC}^{\#}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, One input at 3.4 V , Other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND |  |  |  | 1.5 |  | 1.5 |  | 1.5 | mA |
| $\mathrm{C}_{\mathrm{i}}$ | $\mathrm{V}_{\text {I }}=2.5 \mathrm{~V}$ or 0.5 V |  |  | 4 |  |  |  |  |  | pF |
| $\mathrm{C}_{0}$ | $\mathrm{V}_{\mathrm{O}}=2.5 \mathrm{~V}$ or 0.5 V |  |  | 7 |  |  |  |  |  | pF |

[^0]
## SN54ABT823, SN74ABT823 <br> 9-BIT BUS-INTERFACE FLIP-FLOPS <br> WITH 3-STATE OUTPUTS

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

|  |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ |  | SN54ABT823 |  | SN74ABT823 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $\mathrm{f}_{\text {clock }}$ | Clock frequency |  | 0 | 125 | 0 | 125 | 0 | 125 | MHz |
| $t_{\text {w }}$ | Pulse duration | $\overline{C L R}$ low | 5.5 |  | 5.5 |  | 5.5 |  | ns |
|  |  | CLK high | 2.9 |  | 2.9 |  | 2.9 |  |  |
|  |  | CLK Iow | 3.8 |  | 3.8 |  | 3.8 |  |  |
| $\mathrm{t}_{\text {su }}$ | Setup time before CLK $\uparrow$ | $\overline{\text { CLR }}$ inactive | 2.5 |  | 2.5 |  | 2.5 |  | ns |
|  |  | Data | 2.1 |  | 2.1 |  | 2.1 |  |  |
|  |  | $\overline{\text { CLKEN }}$ high | 2 |  | 2 |  | 2 |  |  |
|  |  | $\overline{\text { CLKEN }}$ low | 3.3 |  | 3.3 |  | 3.3 |  |  |
| $t h$ | Hold time after CLK $\uparrow$ | Data | 1.3 |  | 1.3 |  | 1.3 |  | ns |
|  |  | $\overline{\text { CLKEN }}$ high | 1 |  | 1 |  | 1 |  |  |
|  |  | CLKEN Iow | 2 |  | 2 |  | 2 |  |  |

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ |  |  | SN54ABT823 |  | SN74ABT823 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| $f_{\text {max }}$ |  |  | 125 | 200 |  | 125 |  | 125 |  | MHz |
| tPLH | CLK | Q | 2.1 | 4.3 | 5.9 | 2.1 | 8.1 | 2.1 | 6.8 | ns |
| tPHL |  |  | 2.2 | 4.4 | 6.1 | 2.2 | 7 | 2.2 | 6.7 |  |
| tPHL | $\overline{\mathrm{CLR}}$ | Q | 2 | 4.1 | 6.3 | 2 | 7.3 | 2 | 7.1 | ns |
| tPZH | $\overline{\mathrm{OE}}$ | Q | 1 | 3 | $4.7 \dagger$ | 1 | 6.3 | 1 | $6 \dagger$ | ns |
| tPZL |  |  | 2.2 | 4.1 | 5.6 | 2.2 | 6.6 | 2.2 | $6.5{ }^{\dagger}$ |  |
| tPHZ | $\overline{\mathrm{OE}}$ | Q | 2.7 | 4.8 | $6.5 \dagger$ | 2.7 | 7.7 | 2.7 | $7.5 \dagger$ | ns |
| tPLZ |  |  | 1.9 | 5 | 6.4 | 1.9 | 7.4 | 1.9 | 6.9 |  |

$\dagger$ This data sheet limit may vary among suppliers.

## 9-BIT BUS-INTERFACE FLIP-FLOPS

WITH 3-STATE OUTPUTS
SCBS158E - JANUARY 1991 - REVISED MAY 1997

## PARAMETER MEASUREMENT INFORMATION


LOAD CIRCUIT

| TEST | S1 |
| :---: | :---: |
|  <br> tPLZ/tPZL <br> tPHZ/tPZH | Open <br> 7 V <br> Open |



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES


NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

## IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with Tl's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute Tl's approval, warranty or endorsement thereof.


[^0]:    * On products compliant to MIL-PRF-38535, this parameter does not apply.
    $\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$.
    $\ddagger$ This parameter is characterized, but not production tested.
    § This data sheet limit may vary among suppliers.
    I Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
    \# This is the increase in supply current for each input that is at the specified TTL voltage level rather than $\mathrm{V}_{\mathrm{CC}}$ or GND.

