SCLS241J - OCTOBER 1995 - REVISED JANUARY 2000

- *EPIC*[™] (Enhanced-Performance Implanted CMOS) Process
- Inputs Are TTL-Voltage Compatible
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) DIPs

description

The 'AHCT374 devices are octal edge-triggered D-type flip-flops that feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. This device is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels of the data (D) inputs.

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without interface or pullup components.

OE does not affect internal operations of the flip-flop. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54AHCT374 is characterized for operation over the full military temperature range of -55° C to 125° C. The SN74AHCT374 is characterized for operation from -40° C to 85° C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2000, Texas Instruments Incorporated
On products compliant to MIL-PRF-38535, all parameters are tested
unless otherwise noted. On all other products, production
processing does not necessarily include testing of all parameters.

SN54AHCT374 J OR W PACKAGE
SN74AHCT374DB, DGV, DW, N, OR PW PACKAGE
(TOP VIEW)

	(101	vi L vv)	
ŌE		J ₂₀]v _{cc}
1Q		19] 8Q
1D	[] 3	18] 8D
2D	4	17]7D
2Q	5	16] 7Q
3Q	6	15] 6Q
3D		14] 6D
4D] 5D
4Q	9	12] 5Q
GND	10	11] CLK
154AHC	:T374	FK	PACKA


SN54AHCT374 . . . FK PACKAGE (TOP VIEW)

	10 00 00 00 00 00 00 00 00 00 00 00 00 0	
2D	4 18	8D
2Q	5 17	7D
2D 2Q 3Q 3D 4D	6 16	7Q
3D	7 15	6Q
4D	8 14	6D
I	GND 50 50 50	

SCLS241J - OCTOBER 1995 - REVISED JANUARY 2000


FUNCTION TABLE (each flip-flop)									
	INPUTS	OUTPUT							
OE	CLK	D	Q						
L	\uparrow	Н	Н						
L	\uparrow	L	L						
L	H or L	Х	Q ₀						
Н	Х	Х	Z						

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



To Seven Other Channels



SCLS241J - OCTOBER 1995 - REVISED JANUARY 2000

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

PW package	Input voltage range, V _I (see Note 1) Output voltage range, V _O (see Note 1) Input clamp current, I_{IK} (V _I < 0) Output clamp current, I_{OK} (V _O < 0 or V _O > V _C Continuous output current, I_O (V _O = 0 to V _{CC}) Continuous current through V _{CC} or GND	-0.5 V to 7 V -0.5 V to 7 V -0.5 V to 7 V -0.5 V to V _{CC} + 0.5 V -20 mA C) ±20 mA ±25 mA ±75 mA ±75 mA DB package 70°C/W DGV package 92°C/W DW package 58°C/W N package 69°C/W
		N package 69°C/W
Storage temperature range, T _{stg}		PW package 83°C/W
	Storage temperature range, T _{stg}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 3)

		SN54AHCT374		SN74AH	CT374	UNIT
		MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage	4.5	5.5	4.5	5.5	V
VIH	High-level input voltage	2		2		V
VIL	Low-level input voltage		0.8		0.8	V
VI	Input voltage	0	5.5	0	5.5	V
VO	Output voltage	0	VCC	0	VCC	V
ЮН	High-level output current		-8		-8	mA
IOL	Low-level output current		8		8	mA
Δt/Δv	Input transition rise or fall rate		20		20	ns/V
Т _А	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCLS241J - OCTOBER 1995 - REVISED JANUARY 2000

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	Vaa	T _A = 25°C			SN54AH	CT374	SN74AH	CT374	UNIT
PARAMETER	TEST CONDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
Vou	I _{OH} = -50 μA	4.5 V	4.4	4.5		4.4		4.4		V
VOH	$I_{OH} = -8 \text{ mA}$	4.5 V	3.94			3.8		3.8		v
Ve	I _{OL} = 50 μA	4.5 V			0.1		0.1		0.1	V
VOL	I _{OL} = 8 mA	4.5 V			0.36		0.44		0.44	v
Ц	$V_I = V_{CC}$ or GND	0 V to 5.5 V			±0.1		±1*		±1	μΑ
I _{OZ}	$V_{O} = V_{CC}$ or GND, $V_{I} = V_{IH}$ or V_{IL}	5.5 V			±0.25		±2.5		±2.5	μΑ
ICC	$V_{I} = V_{CC} \text{ or } GND, I_{O} = 0$	5.5 V			4		40		40	μΑ
ΔI_{CC}^{\dagger}	One input at 3.4 V, Other inputs at V _{CC} or GND	5.5 V			1.35		1.5		1.5	mA
Ci	$V_{I} = V_{CC} \text{ or } GND$	5 V		4	10				10	pF
Co	$V_{O} = V_{CC}$ or GND	5 V		9						pF

* On products compliant to MIL-PRF-38535, this parameter is not production tested at $V_{CC} = 0$ V.

[†] This is the increase in supply current for each input at one of the specified TTL voltage levels rather than 0 V or V_{CC}.

timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

		T _A = 25°C		T _A = 25°C SN54AHCT374		SN74AH	UNIT	
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
tw	Pulse duration, CLK high or low	6.5		6.5		6.5		ns
t _{su}	Setup time, data before CLK [↑]	2.5		2.5		2.5		ns
t _h	Hold time, data after CLK↑	2.5		2.5		2.5		ns

switching characteristics over recommended free-air temperature operating range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	LOAD	T _A = 25°C		SN54AI	HCT374	SN74AH	ICT374	UNIT	
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
f			C _L = 15 pF	90**	140**		80**		80		MHz
f _{max}			C _L = 50 pF	85	130		75		75		IVILL
^t PLH	CLK	Q	Ci - 15 pE		5.6**	9.4**	1**	10.5**	1	10.5	ns
^t PHL	ULK	Q	C _L = 15 pF		5.6**	9.4**	1**	10.5**	1	10.5	115
^t PZH		0	Ci - 15 pE		6.5**	10.2**	1**	11.5**	1	11.5	ns
^t PZL	OE	Q	C _L = 15 pF		6.5**	10.2**	1**	11.5**	1	11.5	
^t PHZ	OE	Q	C _I = 15 pF		6.2**	10.2**	1**	11**	1	11	ns
^t PLZ						6.2**	10.2**	1**	11**	1	11
^t PLH		0	0. 50 - 5		6.4	10.4	1	11.5	1	11.5	
^t PHL	CLK	Q	C _L = 50 pF		6.4	10.4	1	11.5	1	11.5	ns
^t PZH	OE	Q	$C_{1} = 50 \text{ pF}$		7.3	11.2	1	12.5	1	12.5	20
^t PZL	OE	Q	C _L = 50 pF		7.3	11.2	1	12.5	1	12.5	ns
^t PHZ	OE	Q	$C_{\rm L} = 50 \rm pE$		7	11.2	1	12	1	12	20
^t PLZ	UE		C _L = 50 pF		7	11.2	1	12	1	12	ns
^t sk(o)			C _L = 50 pF			1***				1	ns

** On products compliant to MIL-PRF-38535, this parameter is not production tested.

*** On products compliant to MIL-PRF-38535, this parameter does not apply.



SN54AHCT374, SN74AHCT374 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS SCLS241J – OCTOBER 1995 – REVISED JANUARY 2000

noise characteristics, V_{CC} = 5 V, C_L = 50 pF, T_A = 25^{\circ}C (see Note 4)

	PARAMETER			SN74AHCT374			
	FARAMETER	MIN TYP M 0.8	MIN TYP I	MAX	UNIT		
V _{OL(P)}	Quiet output, maximum dynamic V _{OL}		0.8	1.2	V		
VOL(V)	Quiet output, minimum dynamic V _{OL}		-0.8	-1.2	V		
VOH(V)	Quiet output, minimum dynamic V _{OH}	3.8			V		
VIH(D)	High-level dynamic input voltage	2			V		
VIL(D)	Low-level dynamic input voltage			0.8	V		


NOTE 4: Characteristics are for surface-mount packages only.

operating characteristics, V_{CC} = 5 V, T_A = 25°C

	PARAMETER	TEST CO	ONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	No load,	f = 1 MHz	27	pF



SCLS241J – OCTOBER 1995 – REVISED JANUARY 2000



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_f \leq 3 ns, t_f \leq 3 ns.

D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated