SN54ALS564B, SN74ALS564B OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS

SDAS164B - APRIL 1982 - REVISED JANUARY 1995

- 3-State Buffer-Type Inverting Outputs Drive Bus Lines Directly
- Bus-Structured Pinout
- Buffered Control Inputs
- Package Options Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK), Standard Plastic (N) and Ceramic (J) 300-mil DIPs, and Ceramic Flat (W) Packages

description


These octal D-type edge-triggered flip-flops feature inverting 3-state outputs designed specifically for bus driving. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight flip-flops enter data on the low-to-high transition of the clock (CLK) input.


The output-enable (\overline{OE}) input does not affect internal operations of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN54ALS564B is characterized for operation over the full military temperature range of -55° C to 125°C. The SN74ALS564B is characterized for operation from 0°C to 70°C.

SN54ALS564B ... J OR W PACKAGE SN74ALS564B ... DW OR N PACKAGE (TOP VIEW)



SN54ALS564B . . . FK PACKAGE (TOP VIEW)



FUNCTION TABLE (each flip-flop)

		INPUTS	OUTPUT	
7	DΕ	CLK	D	Q
Г	L	1	Н	L
	L	\uparrow	L	Н
	L	L	Χ	\overline{Q}_0
	Н	Χ	Χ	Z


SN54ALS564B, SN74ALS564B OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS

SDAS164B - APRIL 1982 - REVISED JANUARY 1995

logic symbol†

OE ΕN 11 **CLK** C1 19 2 1D \triangleright 1Q 1D ∇ 3 18 2Q 2D 17 4 3D 3Q 5 16 4Q 4D 6 15 5Q 5D 7 14 6D 6Q 8 13 7Q 7D 9 12 8Q 8D

logic diagram (positive logic)



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage, V _{CC}	7 V
Input voltage, V _I	7 V
Voltage applied to a disabled 3-state output	5.5 V
Operating free-air temperature range, T _A : SN54ALS564B	55°C to 125°C
SN74ALS564B	0°C to 70°C
Storage temperature range	65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

		SN54ALS564B		SN74ALS564B			UNIT	
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V_{IH}	High-level input voltage	2			2			V
V_{IL}	Low-level input voltage			0.7			0.8	V
lOH	High-level output current			-1			-2.6	mA
lOL	Low-level output current			12			24	mA
fclock	Clock frequency	0		22	0		30	MHz
t _W	Pulse duration, CLK high or low	25			14			ns
t _{su}	Setup time, data before CLK↑	15			15			ns
th	Hold time, data after CLK↑	4			0			ns
TA	Operating free-air temperature	-55		125	0		70	°C

SN54ALS564B, SN74ALS564B OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS **WITH 3-STATE OUTPUTS**

SDAS164B - APRIL 1982 - REVISED JANUARY 1995

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CONDITIONS		SN:	SN54ALS564B			SN74ALS564B			
PARAMETER			MIN	TYP [†]	MAX	MIN	TYP	MAX	UNIT	
VIK	V _{CC} = 4.5 V,	I _I = -18 mA			-1.2			-1.2	V	
	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	$I_{OH} = -0.4 \text{ mA}$	V _{CC} -2	2		V _{CC} -2	2			
Voн	V 45V	I _{OH} = -1 mA	2.4	3.3					V	
	V _{CC} = 4.5 V	$I_{OH} = -2.6 \text{ mA}$				2.4	3.2			
Va.	V _{CC} = 4.5 V	I _{OL} = 12 mA		0.25	0.4		0.25	0.4	V	
VOL		I _{OL} = 24 mA					0.35	0.5	V	
IOZH	V _{CC} = 5.5 V,	V _O = 2.7 V			20			20	μΑ	
I _{OZL}	V _{CC} = 5.5 V,	V _O = 0.4 V			-20			-20	μΑ	
lį	V _{CC} = 5.5 V,	V _I = 7 V			0.1			0.1	mA	
lіН	V _{CC} = 5.5 V,	V _I = 2.7 V			20			20	μΑ	
I _Ι Γ	V _{CC} = 5.5 V,	V _I = 0.4 V			-0.2			-0.2	mA	
I _O ‡	V _{CC} = 5.5 V,	V _O = 2.25 V	-20		-112	-30		-112	mA	
	V _{CC} = 5.5 V	Outputs high		10	18		10	18		
ICC		Outputs low		15	24		15	24	mA	
		Outputs disabled		16	30		16	30		

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _C C _L R1 R2 T _A	UNIT			
			SN54ALS564B		SN74ALS564B		
			MIN	MAX	MIN	MAX	
fmax			22		30		MHz
t _{PLH}	CLK	A	4	24	3	14	ns
^t PHL	CLK	Any Q	4	20	4	14	115
^t PZH	ŌĒ	Any $\overline{\mathbb{Q}}$	4	24	3	18	ns
t _{PZL}			3	23	4	18	115
^t PHZ	- OE	Any Q	2	14	1	10	ns
^t PLZ		Ally Q	3	29	2	15	115


[§] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



[†] All typical values are at V_{CC} = 5 V, T_A = 25°C. ‡ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I_{OS}.

SDAS164B - APRIL 1982 - REVISED JANUARY 1995

PARAMETER MEASUREMENT INFORMATION SERIES 54ALS/74ALS AND 54AS/74AS DEVICES



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
- D. All input pulses have the following characteristics: PRR \leq 1 MHz, $t_{\Gamma} = t_{f} = 2$ ns, duty cycle = 50%.
- E. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated