### SN54ALS874B, SN74ALS874B, SN74ALS876A SN74AS874, SN74AS876 DUAL 4-BIT D-TYPE EDGE-TRIGGERED FLIP-FLOPS

SDAS061C - APRIL 1982 - REVISED JANUARY 1995

- 3-State Buffer-Type Outputs Drive Bus Lines Directly
- Bus-Structured Pinout
- Choice of True or Inverting Logic
  - SN54ALS874B, SN74ALS874B, SN74AS874 Have True Outputs
  - SN74ALS876A, SN74AS876 Have Inverting Outputs
- Asynchronous Clear
- Package Options Include Plastic Small-Outline (DW) Packages, Plastic (FN) and Ceramic (FK) Chip Carriers, and Standard Plastic (NT) and Ceramic (JT) 300-mil DIPs


#### description

These dual 4-bit D-type edge-triggered flip-flops feature 3-state outputs designed specifically as bus drivers. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.


The edge-triggered flip-flops enter data on the low-to-high transition of the clock (CLK) input. The SN54ALS874B, SN74ALS874B, and SN74AS874 have clear ( $\overline{\text{CLR}}$ ) inputs and noninverting Q outputs. The SN74ALS876A and SN74AS876 have preset ( $\overline{\text{PRE}}$ ) inputs and inverting  $\overline{\text{Q}}$  outputs; taking  $\overline{\text{PRE}}$  low causes the four Q or  $\overline{\text{Q}}$  outputs to go low independently of the clock.

The SN54ALS874B is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to 125°C. The SN74ALS874B, SN74ALS876A, SN74AS874, and SN74AS876 devices are characterized for operation from 0°C to 70°C.

#### SN54ALS874B . . . JT PACKAGE SN74ALS874B, SN74AS874 . . . DW OR NT PACKAGE (TOP VIEW)




# SN54ALS874B . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

# SN74ALS876A, SN74AS876 . . . DW OR NT PACKAGE (TOP VIEW)





#### **Function Tables**

#### SN54ALS874B, SN74ALS874B, SN74AS874 (each flip-flop)

	INP	OUTPUT		
OE	CLR	CLK	D	Q
L	L	Х	Χ	L
L	Н	$\uparrow$	Н	Н
L	Н	$\uparrow$	L	L
L	Н	L	Χ	$Q_0$
Н	X	X	Χ	Z

#### SN74ALS876A, SN74AS876 (each flip-flop)

	•		. ,	
	INP	UTS		OUTPUT
OE	PRE	CLK	D	Ια
L	L	Х	Х	L
L	Н	$\uparrow$	Н	L
L	Н	$\uparrow$	L	Н
L	Н	L	Χ	Q <sub>0</sub> Z
Н	X	X	X	Z

SN74ALS876A, SN74AS876

2<mark>Q</mark>2

2Q3

2Q4

16

15

# logic symbols†

#### SN54ALS874B, SN74ALS874B, SN74AS874

#### 2 2 10E ΕN 10E ΕN 23 23 1CLK > C1 1CLK > C1 1 1 1CLR 1PRE R S 22 22 1D1 1D $\nabla$ 1D $\triangleright$ 1D1 $\triangleright$ $\nabla$ 1Q1 1<u>Q</u>1 4 4 21 21 1D2 1D2 1Q2 1<u>Q</u>2 5 5 20 20 1D3 1D3 1<del>Q</del>3 1Q3 6 6 19 19 1Q4 1D4 1Q4 1D4 11 11 2OE ΕN 2OE ΕN 14 14 2CLK C1 2CLK C1 13 13 2CLR 2PRE R S 7 7 18 18 1D $\nabla$ 1D 2D1 $\triangleright$ 2D1 $\triangleright$ $\nabla$ 2Q1 2Q1 8 8 17 17

2Q2

2Q3

2Q4

16

2D2

2D3

2D4

9

10



2D2

2D3

2D4

9


10

<sup>†</sup>These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DW, JT, and NT packages.


SDAS061C - APRIL 1982 - REVISED JANUARY 1995

# logic diagrams (positive logic)

# SN54ALS874B, SN74ALS874B, SN74AS874 (each quad flip-flop)



# SN74ALS876A, SN74AS876 (each quad flip-flop)



Pin numbers shown are for the DW, JT, and NT packages.

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V <sub>CC</sub>	
Input voltage, V <sub>I</sub>	7 V
Voltage applied to a disabled 3-state output	5.5 V
Operating free-air temperature range, T <sub>A</sub> : SN54ALS874B	–55°C to 125°C
SN74ALS874B, SN74ALS8	376A 0°C to 70°C
Storage temperature range	−65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# SN54ALS874B, SN74ALS874B, SN74ALS876A SN74AS874, SN74AS876 **DUAL 4-BIT D-TYPE EDGE-TRIGGERED FLIP-FLOPS**

SDAS061C - APRIL 1982 - REVISED JANUARY 1995

### recommended operating conditions

			SN	54ALS87	'4B	SN74ALS874B SN74ALS876A			UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	
Vcc	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage		2			2			V
V <sub>IL</sub>	Low-level input voltage				0.7			0.8	V
IOH	High-level output current				-1			-2.6	mA
loL	Low-level output current				12			24	mA
fclock	Clock frequency		0		25	0		30	MHz
		PRE or CLR low	15			10			
t <sub>W</sub>	Pulse duration	CLK high	20			16.5			ns
		CLK low	20			16.5			
	Octor time hadens OLK	Data	15			15			20
t <sub>su</sub>	t <sub>SU</sub> Setup time before CLK↑	PRE or CLR inactive	15			10			ns
t <sub>h</sub>	Hold time, data after CLK↑		4			0			ns
TA	Operating free-air temperature		-55		125	0		70	°C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		SN5	4ALS87	'4B		4ALS87 4ALS87		UNIT
					TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	
٧ıK		V <sub>CC</sub> = 4.5 V,	$I_{I} = -18 \text{ mA}$			-1.2			-1.2	V
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	$I_{OH} = -0.4 \text{ mA}$	V <sub>CC</sub> -2	!		V <sub>CC</sub> -2			
Vон	VOH VOO = 4.5.V		I <sub>OH</sub> = −1 mA	2.4	3.3					V
		V <sub>CC</sub> = 4.5 V	$I_{OH} = -2.6 \text{ mA}$				2.4	3.2		
\/a:		V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 12 mA		0.25	0.4		0.25	0.4	V
VOL	VCC = 4.5 V		I <sub>OL</sub> = 24 mA					0.35	0.5	V
lozh		$V_{CC} = 5.5 \text{ V},$	$V_0 = 2.7 \text{ V}$			20			20	μΑ
lozL		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0.4 V			-20			-20	μΑ
II		V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 7 V			0.1			0.1	mA
lιΗ		V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V			20			20	μΑ
I <sub>I</sub> L		V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.4 V			-0.2			-0.2	mA
lo <sup>‡</sup>		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.25 V	-20		-112	-30		-112	mA
			Outputs high		14	21		14	21	
	'ALS874B	V <sub>CC</sub> = 5.5 V	Outputs low		19	30		19	30	
lcc -			Outputs disabled		20	32		20	32	mA
			Outputs high					14	21	
	SN74ALS876A V <sub>CC</sub>	V <sub>CC</sub> = 5.5 V	Outputs low					18	29	
			Outputs disabled					20	31	

<sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .



<sup>&</sup>lt;sup>‡</sup> The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.

SDAS061C - APRIL 1982 - REVISED JANUARY 1995

#### switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C <sub>L</sub> : R1 : R2 :	S = 4.5 V = 50 pF, = 500 Ω, = 500 Ω, = MIN to	MAX†		UNIT
			SN54AL	S874B	SN74AL	S874B	
			MIN	MAX	MIN	MAX	
fmax			25		30		MHz
t <sub>PLH</sub>	CLK	A O	4	18	4	14	ns
<sup>t</sup> PHL	OLK	Any Q	4	16	4	14	115
<sup>t</sup> PHL	CLR	Any Q	5	23	5	17	ns
<sup>t</sup> PZH	<del></del>	A Q	4	24	4	18	ns
t <sub>PZL</sub>	ŌĒ	Any Q	4	21	4	18	1115
<sup>t</sup> PHZ	ŌĒ	Any O	2	15	2	10	ns
t <sub>PLZ</sub>		Any Q	3	22	3	12	1 115

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

#### switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 4.5 C <sub>L</sub> = 50 pF R1 = 500 Ω R2 = 500 Ω T <sub>A</sub> = MIN to	; o, o Max†	UNIT
			MIN	MAX	
f <sub>max</sub>			30		MHz
<sup>t</sup> PLH	CLK	A	4	14	ns
<sup>t</sup> PHL	CLK	Any Q	4	14	115
<sup>t</sup> PHL	PRE	Any Q	6	19	ns
<sup>t</sup> PZH	<del></del>	. =	4	18	
<sup>t</sup> PZL	ŌĒ	Any Q	4	18	ns
<sup>t</sup> PHZ	ŌĒ	Any Q	2	10	ne
t <sub>PLZ</sub>	ŬE.	Ally Q	3	13	ns

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage, V <sub>CC</sub>	7 V
Input voltage, V <sub>I</sub>	7 V
Operating free-air temperature range, T <sub>A</sub> : SN74AS874, SN74AS876	0°C to 70°C
Storage temperature range	-65°C to 150°C

<sup>‡</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



# SN54ALS874B, SN74ALS874B, SN74ALS876A SN74AS874, SN74AS876 DUAL 4-BIT D-TYPE EDGE-TRIGGERED FLIP-FLOPS

SDAS061C - APRIL 1982 - REVISED JANUARY 1995

### recommended operating conditions

			SI	SN74AS874		SI	174AS87	6	UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage		2			2			V
V <sub>IL</sub>	Low-level input voltage				0.8			0.8	V
loh	High-level output current				-15			-15	mA
lOL	Low-level output current				48			48	mA
fclock	Clock frequency		0		125	0		80	MHz
		PRE or CLR low	2			4.5			
t <sub>W</sub>	Pulse duration	CLK high	3			6.2			ns
		CLK low	4			6.2			
	0-1 (in	Data	2			4.5			ns
t <sub>su</sub> Setup time before CLK↑	Setup time before CLK↑	PRE or CLR inactive	4			5			115
t <sub>h</sub>	Hold time, data after CLK↑		1		·	2			ns
TA	Operating free-air temperature		0		70	0		70	°C

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CON	DITIONS		74AS87 74AS87		UNIT
				MIN	TYP <sup>†</sup>	MAX	
٧ıK		V <sub>CC</sub> = 4.5 V,	I <sub>I</sub> = -18 mA			-1.2	V
V		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	$I_{OH} = -2 \text{ mA}$	V <sub>CC</sub> -2			V
VOH		$V_{CC} = 4.5 V,$	$I_{OH} = -15 \text{ mA}$	2.4	3.3		V
VOL		$V_{CC} = 4.5 V,$	$I_{OL} = 48 \text{ mA}$		0.35	0.5	V
lozh		$V_{CC} = 5.5 V,$	V <sub>O</sub> = 2.7 V			50	μА
lozL		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0.4 V			-50	μА
IJ		V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 7 V			0.1	mA
lн		V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V			20	μΑ
l	D	V F				-2	mA
¹IL	All others	$V_{CC} = 5.5 V$	$V_{I} = 0.4 V$			-0.5	mA
I <sub>O</sub> ‡		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.25 V	-30		-112	mA
			Outputs high		82	133	
	SN74AS874	$V_{CC} = 5.5 V$	Outputs low		92	149	
ICC			Outputs disabled		100	160	A
			Outputs high		88	142	mA
	SN74AS876	$V_{CC} = 5.5 V$	Outputs low		94	150	
			Outputs disabled		100	160	

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

<sup>&</sup>lt;sup>‡</sup> The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.

# switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 4.5 C <sub>L</sub> = 50 pF R1 = 500 Ω R2 = 500 Ω T <sub>A</sub> = MIN to	; o, o Max†	UNIT	
			MIN	MAX		
fmax			125		MHz	
<sup>t</sup> PLH	CLK	A-0.1.O	3	8.5	ns	
<sup>†</sup> PHL		Any Q	4	10.5	115	
<sup>t</sup> PHL	CLR	Any Q	4	9.5	ns	
<sup>t</sup> PZH	ŌĒ	A	2	7	ns	
t <sub>PZL</sub>	OE .	Any Q	3	10.5	] 115	
<sup>t</sup> PHZ	ŌĒ	Any O	2	6	ns	
t <sub>PLZ</sub>	)E	Any Q	OE Any Q 2	2	7.5	115

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

### switching characteristics (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 4.5 C <sub>L</sub> = 50 pF R1 = 500 Ω R2 = 500 Ω T <sub>A</sub> = MIN t	; o, o Max†	UNIT
			MIN	MAX	
f <sub>max</sub>			80		MHz
<sup>t</sup> PLH	CLK	A <del>-</del>	3	8.5	ns
<sup>t</sup> PHL		Any Q	4	10.5	115
<sup>t</sup> PHL	PRE	Any Q	4	9.5	ns
<sup>t</sup> PZH	ŌĒ	. =	2	7	
t <sub>PZL</sub>	OE OE	Any $\overline{\mathbb{Q}}$	3	11	ns
<sup>t</sup> PHZ	ŌĒ	Any $\overline{\mathbb{Q}}$	2	7	ns
t <sub>PLZ</sub>	ŬE.	Any Q	2	7	1115

T For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

#### **DUAL 4-BIT D-TYPE EDGE-TRIGGERED FLIP-FLOPS**

SDAS061C - APRIL 1982 - REVISED JANUARY 1995

#### PARAMETER MEASUREMENT INFORMATION SERIES 54ALS/74ALS AND 54AS/74AS DEVICES



- NOTES: A.  $C_L$  includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
  - All input pulses have the following characteristics: PRR  $\leq$  1 MHz,  $t_{\Gamma} = t_{f} = 2$  ns, duty cycle = 50%.
  - E. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated