
- 3-State Inverting Outputs Drive Bus Lines Directly
- Full Parallel Access for Loading
- Flow-Through Architecture to Optimize PCB Layout
- *EPIC*[™] (Enhanced-Performance Implanted CMOS) 1-μm Process
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), Ceramic Chip Carriers (FK) and Flatpacks (W), and Standard Plastic (N) and Ceramic (J) DIPs

description

The 'AC564 are octal D-type edge-triggered flip-flops that feature inverting 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

On the positive transition of the clock (CLK) input, the \overline{Q} outputs are set to the inverse logic levels set up at the data (D) inputs.

A buffered output-enable (\overline{OE}) input places the eight outputs in either a normal logic state (high or

low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

OE does not affect internal operations of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN54AC564 is characterized for operation over the full military temperature range of -55° C to 125° C. The SN74AC564 is characterized for operation from -40° C to 85° C.

	FUNCTION TABLE (each flip-flop)											
	INPUTS	OUTPUT										
OE	CLK	D	Q									
L	\uparrow	Н	L									
L	\uparrow	L	н									
L	H or L	Х	\overline{Q}_0									
н	Х	Х	Z									



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.


UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SN54AC	564 J OR W PACKAGE
SN74AC564.	DB, DW, N, OR PW PACKAGE

	(101	vic,	
OE [1	U] v _c c
1D [2	19] 1Q
2D [3	18] 1Q] 2Q
3D [4	17] 3 <u>Q</u>
4D [5	16] 4Q
5D [6	15] 5Q
6D [7	14] 6Q
7D [8	13	7 <u>0</u> 80
8D [9	12] 8Q
GND [10	11] CLK


SN54ACT564 . . . FK PACKAGE (TOP VIEW)




1

SCAS551A - NOVEMBER 1995 - REVISED MAY 1996

logic symbol[†]



logic diagram (positive logic)



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[‡]

Supply voltage range, V _{CC}	
Input voltage range, V _I (see Note 1)	–0.5 V to V _{CC} + 0.5 V
Output voltage range, V _O (see Note 1)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, I _{IK} (V _I < 0 or V _I > V _{CC})	±20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±20 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through V _{CC} or GND	
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 2	2): DB package
	DW package 1.6 W
	N package 1.3 W
	PW package 0.7 W
Storage temperature range, T _{stg}	

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
 - 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the N package, which has a trace length of zero.



SCAS551A - NOVEMBER 1995 - REVISED MAY 1996

recommended operating conditions (see Note 3)

			SN54A	C564	SN74A	C564	UNIT
			MIN	MAX	MIN MAX		UNIT
VCC	Supply voltage		2	6	2	6	V
		V _{CC} = 3 V	2.1		2.1		
VIH	High-level input voltage	V _{CC} = 4.5 V	3.15		3.15		V
		V _{CC} = 5.5 V	3.85		3.85		
		V _{CC} = 3 V		0.9		0.9	
VIL	Low-level input voltage	$V_{CC} = 4.5 V$		1.35		1.35	V
	V _{CC} = 5			1.65		1.65	
VI	Input voltage		0	VCC	0	VCC	V
VO	Output voltage		0	VCC	0	VCC	V
		V _{CC} = 3 V	40	-12		-12	
ЮН	High-level output current	V _{CC} = 4.5 V	Q	-24		-24	mA
		V _{CC} = 5.5 V		-24		-24	
		V _{CC} = 3 V		12		12	
IOL	Low-level output current	$V_{CC} = 4.5 V$		24		24	mA
		V _{CC} = 5.5 V		24		24	
$\Delta t / \Delta v$	Input transition rise or fall rate		0	8	0	8	ns/V
Тд	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	Vaa	T,	д = 25°С	;	SN54A	C564	SN74A	C564	UNIT
PARAMETER	TEST CONDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
		3 V	2.9			2.9		2.9		
	I _{OH} = -50 μA	4.5 V	4.4			4.4		4.4		
Vou		5.5 V	5.4			5.4		5.4		V
VOH	$I_{OH} = -12 \text{ mA}$	3 V	2.56			2.4		2.46		
	1011 - 24 mA	4.5 V	3.86			3.7	Ŋ	3.76		
	I _{OH} = -24 mA	5.5 V	4.86			4.7	VIE	4.76		
		3 V			0.1		0.1		0.1	
	I _{OL} = 50 μA	4.5 V			0.1	k	0.1		0.1	
Ve		5.5 V			0.1	n n	0.1		0.1	V
VOL	I _{OL} = 12 mA	3 V			0.36	701	0.5		0.44	v
	lot = 24 mA	4.5 V			0.36	6	0.5		0.44	
	I _{OL} = 24 mA	5.5 V			0.36		0.5		0.44	
l	$V_I = V_{CC}$ or GND	5.5 V			±0.1		±1		±1	μΑ
I _{OZ}	$V_{O} = V_{CC}$ or GND	5.5 V			±0.5		±5		±5	μA
ICC	$V_{I} = V_{CC} \text{ or GND}, \qquad I_{O} = 0$	5.5 V			4		80		40	μA
Ci	$V_{I} = V_{CC}$ or GND	5 V		4.5						pF



SCAS551A - NOVEMBER 1995 - REVISED MAY 1996

timing requirements over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

		T _A = 25°C		SN54AC564 SN74AC564			UNIT
		MIN	MAX		MIN	MAX	UNIT
tw	Pulse duration, CLK high or low	6		7.5	7		ns
t _{su}	Setup time, data before CLK [↑]	2.5		4.5	3		ns
th	Hold time, data after CLK1	2		2.5	2		ns

timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

		T _A = 25°C		SN54AC564	SN74A	C564	UNIT
		MIN	MAX		MIN	MAX	UNIT
tw	Pulse duration, CLK high or low	4		5	5		ns
t _{su}	Setup time, data before CLK1	2		3.5	2.5		ns
th	Hold time, data after CLK↑	2		2.5	2		ns

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	Т	ς = 25°C	;	SN54A	C564	SN74A	C564	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
fmax			75			55	W	60		MHz
^t PLH	CLK		3.5	8.1	14	1	16.5	3.5	15.5	
^t PHL	CLK	CLK Q	3.5	8.2	12.5	1	15	3.5	14	ns
^t PZH	OE	-	2.5	7.2	11.5	1,4	13	2.5	12.5	ns
^t PZL	ÛE	Q	3	7.7	11	$\mathcal{P}_{\mathcal{P}_{\mathcal{C}}}$	12.5	3.5	12	115
^t PHZ	ŌĒ	ā	4	8.6	12.5	01	14	4.5	13.5	20
^t PLZ	UE	y y	2	7.3	9.5	Q 1	10.5	2.5	10.5	ns

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)


PARAMETER	FROM	то	Т	ק = 25°C	;	SN54A	C564	SN74A	C564	UNIT
FARAWETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
fmax			95			85	'n.	85		MHz
^t PLH	CLK	ā	2	4.9	10.5	1.5	11.5	2	11.5	
^t PHL	ULK	Q	2	5	9.5	1.5	10.5	2	10.5	ns
^t PZH	OE	-	2	5.1	9	1.5	9.5	2	9.5	
^t PZL	ÛE	Q	1.5	5.2	8.5	1.5	9.5	2	9.5	ns
^t PHZ	ŌĒ	Q	2	5.7	10.5	1.5	11.5	2	11.5	00
^t PLZ	UE	Q	1.5	4.8	8	2 1.5	9	1.5	9	ns

operating characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$

PARAMETER		TEST CONDITIONS	TYP	UNIT
Cpd	Power dissipation capacitance	$C_L = 50 \text{ pF}, \text{ f} = 1 \text{ MHz}$	50	pF



SCAS551A - NOVEMBER 1995 - REVISED MAY 1996



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CI includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

- Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_Q = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.

D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated