SN54ALS29821, SN74ALS29821 10-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

SDAS145B - JANUARY 1986 - REVISED JANUARY 1995

- Functionally Equivalent to AMD's AM29821
- Provide Extra Data Width Necessary for Wider Address/Data Paths or Buses With Parity
- Outputs Have Undershoot-Protection Circuitry
- Power-Up High-Impedance State
- Buffered Control Inputs Reduce dc Loading Effects
- Package Options Include Plastic Small-Outline (DW) Packages and Standard Plastic (NT) and Ceramic (JT) 300-mil DIPs

24 🛮 V_{CC} OE Π_1 1D [2 23 1Q 2D 🛮 3 22 2Q 3D 🛮 4 21 1 3Q 4D **∏**5 20 1 4Q 5D ¶6 19 7 5Q 18 6Q 6D **∏**7 17 7Q 7D ∏8 8D **∏**9 16 ¶ 8Q 9D []10 15 🛮 9Q 10D [] 11 14 1 10Q GND 12 13 CLK

SN54ALS29821 . . . JT PACKAGE

SN74ALS29821 . . . DW OR NT PACKAGE

(TOP VIEW)

description

These 10-bit edge-triggered D-type flip-flops feature 3-state outputs designed specifically for

driving highly capacitive or relatively low-impedance loads. These devices are particularly suitable for implementing wider buffer registers, I/O ports, bidirectional bus drivers with parity, and working registers.

On the positive transition of the clock (CLK) input, the Q outputs are true to the data (D) input.

A buffered output-enable (\overline{OE}) input can place the ten outputs in either a normal logic state (high or low logic levels) or a high-impedance state. The outputs also are in the high-impedance state during power-up and power-down conditions. The outputs remain in the high-impedance state while the device is powered down. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

OE does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN54ALS29821 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74ALS29821 is characterized for operation from 0°C to 70°C.


FUNCTION TABLE (each flip-flop)

		INPUTS	OUTPUT			
	OE	CLK	D	Q		
Γ	L	1	Н	Н		
ı	L	\uparrow	L	L		
١	L	L	Χ	Q ₀		
۱	Н	X	Χ	Z		

SN54ALS29821, SN74ALS29821 10-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS


SDAS145B - JANUARY 1986 - REVISED JANUARY 1995

logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage, V _{CC}	7 V
Input voltage, V _I	5.5 V
Voltage applied to a disabled 3-state output	5.5 V
Operating free-air temperature range, T _A : SN54ALS29821	-55°C to 125°C
SN74ALS29821	0°C to 70°C
Storage temperature range	-65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



SN54ALS29821, SN74ALS29821 10-BIT BUS-INTERFACE FLIP-FLOPS **WITH 3-STATE OUTPUTS**

SDAS145B - JANUARY 1986 - REVISED JANUARY 1995

recommended operating conditions

		SN54ALS29821		SN74ALS29821			UNIT	
		MIN	NOM	MAX	MIN	NOM	MAX	UNII
Vcc	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.8			0.8	V
ІОН	High-level output current			-24			-24	mA
lOL	Low-level output current			48			48	mA
t _W	Pulse duration, CLK high or low	7			7			ns
t _{su}	Setup time, data before CLK↑	4			4			ns
t _h	Hold time, data after CLK↑	2			2			ns
TA	Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CONDITIONS		SN5	SN54ALS29821			SN74ALS29821		
PARAMETER			MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	UNIT
VIK	$V_{CC} = 4.75 V$,	I _I = -18 mA			-1.2			-1.2	V
Vari	V _{CC} = 4.75 V	$I_{OH} = -15 \text{ mA}$	2.4	3.3		2.4	3.3		V
VOH		$I_{OH} = -24 \text{ mA}$	2	3.1		2	3.1		V
V _{OL}	$V_{CC} = 4.75 V$,	$I_{OL} = 48 \text{ mA}$		0.35	0.5		0.35	0.5	V
lozh	$V_{CC} = 5.25 \text{ V},$	V _O = 2.4 V			50			20	μΑ
lozL	V _{CC} = 5.25 V,	V _O = 0.4 V			-50			-20	μΑ
ΙΙ	$V_{CC} = 5.25 \text{ V},$	V _I = 5.5 V			0.1			0.1	mA
lін	V _{CC} = 5.25 V,	V _I = 2.7 V			20			20	μΑ
I _{IL}	V _{CC} = 5.25 V,	V _I = 0.4 V			-0.5			-0.2	mA
los‡	V _{CC} = 5.25 V,	VO = 0	-75		-250	-75		-250	mA
Icc	V _{CC} = 5.25 V,	Outputs open		80	115		80	115	mA

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[‡] Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.


SN54ALS29821, SN74ALS29821 10-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS SDAS145B – JANUARY 1986 – REVISED JANUARY 1995

switching characteristics (see Figure 1)


	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	$V_{CC} = MIN \text{ to MAX}^{\dagger},$ $T_A = MIN \text{ to MAX}^{\dagger}$					
PARAMETER				SN54ALS29821		SN74ALS29821		UNIT	
				MIN	MAX	MIN	MAX	1 1	
t _{PLH}	CLK		C _L = 50 pF	2	11.5	2	10	ns ns	
^t PHL	CLK	Any Q		2	11.5	2	10		
^t PLH	tPLH CLK	CLK Any Q	C _L = 300 pF	2	21		16		
t _{PHL}				2	21		16		
^t PZH	ŌĒ		A O	0 50-5	1	17		14	ns
tpzL		Any Q	C _L = 50 pF	1	17		14	113	
^t PZH	ŌĒ	A O	0 000 5	1	25		20	ns	
t _{PZL}	t _{PZL} OE	Any Q	C _L = 300 pF	1	29.5		23	115	
^t PHZ	ŌĒ	40	0 50.5	1	16		14	20	
t _{PLZ}	OE	Any Q	C _L = 50 pF	1	14		12	ns	
^t PHZ	ŌĒ	Amy	C. F.P.E	1	12		9		
tPLZ		OE .	Any Q	C _L = 5 pF	1	11		9	ns


[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.


PARAMETER MEASUREMENT INFORMATION




SWITCH POSITION TABLE							
TEST	S 1	S2					
tPLH tPHL tPZH tPZL tPHZ tPHZ	Closed Closed Open Closed Closed Closed	Closed Closed Closed Open Closed Closed					







PROPAGATION DELAY TIMES



ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS

NOTES: A. C_L includes probe and jig capacitance.

- Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50~\Omega$, $t_f \leq 2.5$ ns, $t_f \leq 2.5$ ns.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated