 Member of the Texas Instruments Widebus™ Family 	DGG OR DL PACKAGE (TOP VIEW)	
 EPIC ™ (Enhanced-Performance Implanted CMOS) Submicron Process 	OE 1 56 CLK	
 Output Ports Have Equivalent 26-Ω Series Resistors, So No External Resistors Are Required 	Q2 [3 54] D2 GND [4 53] GND Q3 [5 52] D3)
 ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0) 	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	
 Latch-Up Performance Exceeds 250 mA Per JESD 17 	Q6 9 48 D6 Q7 10 47 D7	
 Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors 	GND 11 46 GND Q8 12 45 D8 Q9 13 44 D9	I
 Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages NOTE: For tape and reel order entry: 	Q10 14 43 D10 Q11 15 42 D11 Q12 16 41 D12 Q13 17 40 D13	
The DGGR package is abbreviated to GR. description	GND 18 39 GND Q14 19 38 D14	ł
This 20-bit flip-flop is designed for low-voltage 1.65-V to 3.6-V V _{CC} operation.	Q15 20 37 D15 Q16 21 36 D16 V _{CC} 22 35 V _{CC}	
The 20 flip-flops of the SN74ALVCH162721 are edge-triggered D-type flip-flops with qualified clock storage. On the positive transition of the clock (CLK) input the device provides true data at	Q17 [23 34] D17 Q18 [24 33] D18 GND [25 32] GND Q19 [26 31] D19)

clock storage. On the positive transition of the clock (CLK) input, the device provides true data at the Q outputs if the clock-enable (CLKEN) input is low. If CLKEN is high, no data is stored.

A buffered output-enable (\overline{OE}) input places the 20 outputs in either a normal logic state (high or low level) or the high-impedance state. In the high-impedance state, the outputs neither load

NC - No internal connection

30 D20

29 CLKEN

Q20 1 27

nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components. \overline{OE} does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The outputs, which are designed to sink up to 12 mA, include equivalent 26- Ω resistors to reduce overshoot and undershoot.

The SN74ALVCH162721 is characterized for operation from -40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warrantly. Production processing does not necessarily include testing of all parameters.



	FUNCTION TABLE (each flip-flop)								
	INPUTS								
OE	CLKEN	CLK	D	Q					
L	Н	Х	Х	Q ₀					
L	L	\uparrow	Н	н					
L	L	\uparrow	L	L					
L	L	L or H	Х	Q ₀					
н	Х	Х	Х	z					

logic diagram (positive logic)



To 19 Other Channels

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	
Input voltage range, V _I (see Note 1)	
Output voltage range, V_{Ω} (see Notes 1 and 2)	
Input clamp current, I _{IK} (V ₁ < 0)	
Output clamp current, I_{OK} ($V_O < 0$)	
Continuous output current, I _O	±50 mA
Continuous current through each V _{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	81°C/W
DL package	
Storage temperature range, T _{stg}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. This value is limited to 4.6 V maximum.

3. The package thermal impedance is calculated in accordance with JESD 51.



recommended operating conditions (see Note 4)

			MIN	MAX	UNIT	
VCC	Supply voltage		1.65	3.6	V	
		V _{CC} = 1.65 V to 1.95 V	$0.65 \times V_{CC}$			
VIH	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2			
		V _{CC} = 1.65 V to 1.95 V		$0.35 \times V_{CC}$		
VIL	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8		
VI	Input voltage		0	VCC	V	
VO	Output voltage		0	VCC	V	
		V _{CC} = 1.65 V		-2		
1	V _O Output voltage	V _{CC} = 2.3 V		-6	~^^	
ЮН		V _{CC} = 2.7 V		-8	mA	
		V _{CC} = 3 V		-12		
		V _{CC} = 1.65 V		2		
1.	Low-level output current	V _{CC} = 2.3 V		6		
'OL		V _{CC} = 2.7 V		8	mA	
		V _{CC} = 3 V		12		
$\Delta t/\Delta v$	Input transition rise or fall rate	÷		10	ns/V	
ТА	Operating free-air temperature		-40	85	°C	

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	MIN	түр†	MAX	UNIT
	I _{OH} = -100 μA	1.65 V to 3.6 V	V _{CC} -0.	2		
	$I_{OH} = -2 \text{ mA}$	1.65 V	1.2			
VOH VOL II	$I_{OH} = -4 \text{ mA}$	2.3 V	1.9			
VOH	I _{OH} = -6 mA	2.3 V	1.7			V
		3 V	2.4			
	$I_{OH} = -8 \text{ mA}$	2.7 V	2			
	$I_{OH} = -12 \text{ mA}$	3 V	2			
	I _{OL} = 100 μA	1.65 V to 3.6 V			0.2	
	I _{OL} = 2 mA	1.65 V			0.45	
	I _{OL} = 4 mA	2.3 V			0.4	
		2.3 V			0.55	V
	I _{OL} = 6 mA	3 V			0.55	
	I _{OL} = 8 mA	2.7 V			0.6	
	I _{OL} = 12 mA	3 V			0.8	
lj	$V_I = V_{CC}$ or GND	3.6 V			±5	μA
	V _I = 0.58 V	1.65 V	25			
	V _I = 1.07 V	1.65 V	-25			
	V _I = 0.7 V	2.3 V	45			
ll(hold)	V _I = 1.7 V	2.3 V	-45			μA
	V _I = 0.8 V	3 V	75			
	V ₁ = 2 V	3 V	-75			
	V _I = 0 to 3.6 V [‡]	3.6 V			±500	
I _{OZ}	$V_{O} = V_{CC} \text{ or } GND$	3.6 V			±10	μA
Icc	$V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$	3.6 V			40	μA
ΔICC	One input at V_{CC} – 0.6 V, Other inputs at V_{CC} or GND	3 V to 3.6 V			750	μA
Ci	V _I = V _{CC} or GND	3.3 V		3.5		pF
Co	$V_{O} = V_{CC}$ or GND	3.3 V		7		pF

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C.
 [‡] This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

			V _{CC} =	1.8 V	۲ <mark>0.2</mark> V _{CC} =	2.5 V 2 V	V _{CC} =	2.7 V	۷ _{CC} = ± 0.3	3.3 V 3 V	UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
fclock	ck Clock frequency			§		150		150		150	MHz	
tw	Pulse duration, CLK high or low		§		3.3		3.3		3.3		ns	
	0.4.4	Data before CLK↑	§		4		3.6		3.1			
t _{su}	Setup time	CLKEN before CLK [↑]	§		3.4		3.1		2.7		ns	
t _h Hold time	Data after CLK↑	§		0		0		0				
	Hold time	CLKEN after CLK [↑]	§		0		0		0		ns	

§ This information was not available at the time of publication.



switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} =	1.8 V	= ۷ _{CC} ± 0.	2.5 V 2 V	V _{CC} =	2.7 V	V _{CC} = ± 0.3	3.3 V 3 V	UNIT
		(001201)	MIN	TYP	MIN	MAX	MIN	MAX	MIN	MAX	
fmax			†		150		150		150		MHz
^t pd	CLK	Q		†	1	6.7		6.2	1	5.3	ns
ten	OE	Q		†	1	7.2		7	1	5.8	ns
^t dis	OE	Q		†	1	6.3		5.4	1	5	ns


[†] This information was not available at the time of publication.

operating characteristics, $T_A = 25^{\circ}C$

PARAMETER		PARAMETER TEST CONDITIONS				V _{CC} = 2.5 V	V _{CC} = 3.3 V	UNIT
	FARAIVIETER	1231 CO	NDITIONS	TYP	TYP	TYP	UNIT	
	Power dissipation	Outputs enabled	С _L = 50 рF,	f - 10 MH-	†	55	59	рF
C _{pd}	capacitance	Outputs disabled		f = 10 MHz	†	46	49	μr

[†] This information was not available at the time of publication.






NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_Q = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .








PARAMETER MEASUREMENT INFORMATION $V_{CC} = 2.5 V \pm 0.2 V$

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tPLZ and tPHZ are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tPLH and tPHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms





PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_Q = 50 Ω, t_f ≤ 2.5 ns. t_f ≤ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpl 7 and tpH7 are the same as tdis.
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. tp_I H and tp_{HI} are the same as t_{pd} .

Figure 3. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated