- Member of the Texas Instruments Widebus ${ }^{\text {TM }}$ Family
- EPIC ${ }^{\text {TM }}$ (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( $\mathrm{C}=200 \mathrm{pF}, \mathrm{R}=0$ )
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages


## description

This 18-bit bus-interface flip-flop is designed for $1.65-\mathrm{V}$ to $3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.

The SN74ALVCH16823 features 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. This device is particularly suitable for implementing wider buffer registers, I/O ports, bidirectional bus drivers with parity, and working registers.

The SN74ALVCH16823 can be used as two 9-bit flip-flops or one 18-bit flip-flop. With the clock-enable ( $\overline{\mathrm{CLKEN}}$ ) input low, the D-type flip-flops enter data on the low-to-high transitions of the clock. Taking $\overline{\text { CLKEN }}$ high disables the clock buffer, thus latching the outputs. Taking the clear ( $\overline{\mathrm{CLR}}$ ) input low causes the Q outputs to go low independently of the clock.

A buffered output-enable ( $\overline{\mathrm{OE}}$ ) input can be used to place the nine outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

The output-enable ( $\overline{\mathrm{OE}})$ input does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.
To ensure the high-impedance state during power up or power down, $\overline{\mathrm{OE}}$ should be tied to $\mathrm{V}_{\mathrm{CC}}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.
The SN74ALVCH16823 is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.


Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

## SN74ALVCH16823

## 18-BIT BUS-INTERFACE FLIP-FLOP

## WITH 3-STATE OUTPUTS

SCES038D - JULY 1995 - REVISED FEBRUARY 1999

| FUNCTION TABLE (each 9-bit flip-flop) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| INPUTS |  |  |  |  | OUTPUT |
| $\overline{\mathrm{OE}}$ | $\overline{C L R}$ | $\overline{\text { CLKEN }}$ | CLK | D | Q |
| L | L | X | X | X | L |
| L | H | L | $\uparrow$ | H | H |
| L | H | L | $\uparrow$ | L | L |
| L | H | L | L | X | $Q_{0}$ |
| L | H | H | X | X | $\mathrm{Q}_{0}$ |
| H | X | X | X | X | Z |

logic symbol $\dagger$

$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram (positive logic)



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

| Supply voltage range, $\mathrm{V}_{\mathrm{CC}}$ | -0.5 V to 4.6 V |
| :---: | :---: |
| Input voltage range, $\mathrm{V}_{\mathrm{I}}$ (see Note 1) | -0.5 V to 4.6 V |
| Output voltage range, $\mathrm{V}_{\mathrm{O}}$ (see Notes 1 and 2) | -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$ |
| Input clamp current, $\mathrm{I}_{\mathrm{IK}}\left(\mathrm{V}_{\mathrm{I}}<0\right)$ | -50 mA |
| Output clamp current, $\mathrm{I}_{\mathrm{OK}}\left(\mathrm{V}_{\mathrm{O}}<0\right)$ | -50 mA |
| Continuous output current, IO | $\pm 50 \mathrm{~mA}$ |
| Continuous current through each $\mathrm{V}_{\mathrm{CC}}$ or GND | $\pm 100 \mathrm{~mA}$ |
| Package thermal impedance, $\theta_{\text {JA }}$ (see Note 3): DGG package | $81^{\circ} \mathrm{C} / \mathrm{W}$ |
| DL package | $74^{\circ} \mathrm{C} / \mathrm{W}$ |
| Storage temperature range, $\mathrm{T}_{\text {stg }}$ | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |

$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. This value is limited to 4.6 V maximum.
3. The package thermal impedance is calculated in accordance with JESD 51.

SN74ALVCH16823
18-BIT BUS-INTERFACE FLIP-FLOP
WITH 3-STATE OUTPUTS
SCES038D - JULY 1995 - REVISED FEBRUARY 1999
recommended operating conditions (see Note 4)

|  |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage |  | 1.65 | 3.6 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 1.95 V | $0.65 \times \mathrm{V}_{\mathrm{C}}$ |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | 1.7 |  | v |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V | 2 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 1.95 V |  | $0.35 \times \mathrm{V}_{\text {CC }}$ |  |
| $\mathrm{V}_{\mathrm{IL}}$ | Low-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | 0.7 | v |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V |  | 0.8 |  |
| $\mathrm{V}_{1}$ | Input voltage |  | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\mathrm{O}}$ | Output voltage |  | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
|  |  | $\mathrm{V}_{C C}=1.65 \mathrm{~V}$ |  | -4 |  |
|  | High-level output current | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | -12 | mA |
| Ior | High-levelouput current | $\mathrm{V}_{\text {CC }}=2.7 \mathrm{~V}$ |  | -12 |  |
|  |  | $\mathrm{V}_{C C}=3 \mathrm{~V}$ |  | -24 |  |
|  |  | $\mathrm{V}_{C C}=1.65 \mathrm{~V}$ |  | 4 |  |
|  | Low-level output | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | 12 | A |
|  | Low-levelouput | $\mathrm{V}_{C C}=2.7 \mathrm{~V}$ |  | 12 |  |
|  |  | $\mathrm{V}_{C C}=3 \mathrm{~V}$ |  | 24 |  |
| $\Delta t / \Delta v$ | Input transition rise or fall rate |  |  | 10 | ns/V |
| $\mathrm{T}_{\mathrm{A}}$ | Operating free-air temperature |  | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

NOTE 4: All unused control inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)


[^0]$\ddagger$ This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

## SN74ALVCH16823

18-BIT BUS-INTERFACE FLIP-FLOP
WITH 3-STATE OUTPUTS
SCES038D - JULY 1995 - REVISED FEBRUARY 1999
timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

$\dagger$ This information was not available at the time of publication.
switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN TYP | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $f_{\text {max }}$ |  |  | $\dagger$ | 150 |  | 150 |  | 150 |  | MHz |
| tpd | CLK | Q | $\dagger$ | 1 | 5.8 |  | 5.2 | 1 | 4.5 | ns |
|  | $\overline{\text { CLR }}$ |  | $\dagger$ | 1 | 5.4 |  | 5.2 | 1.2 | 4.6 |  |
| ten | $\overline{\mathrm{OE}}$ | Q | $\dagger$ | 1 | 6 |  | 5.7 | 1 | 4.8 | ns |
| $\mathrm{t}_{\text {dis }}$ | $\overline{\mathrm{OE}}$ | Q | $\dagger$ | 1.1 | 5.4 |  | 4.7 | 1.3 | 4.5 | ns |

$\dagger$ This information was not available at the time of publication.
operating characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  |  | TEST CONDITIONS |  | $\mathrm{V}_{C C}=1.8 \mathrm{~V}$ | $\mathrm{V}_{C C}=2.5 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP | TYP | TYP |  |
| $\mathrm{C}_{\text {pd }}$ | Power dissipation capacitance | Outputs enabled |  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$, | $\mathrm{f}=10 \mathrm{MHz}$ | $\dagger$ | 27 | 30 | pF |
|  |  | Outputs disabled | $\dagger$ | 16 |  |  | 18 |  |  |

$\dagger$ This information was not available at the time of publication.

## PARAMETER MEASUREMENT INFORMATION $\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V}$



| TEST | S1 |
| :---: | :---: |
| $\mathbf{t}_{\text {pd }}$ | Open |
| t PLZ $^{\prime} \mathbf{t P Z L ~}$ | $2 \times \mathrm{V}_{\text {CC }}$ |
| tPHZ/tPZH | GND |



NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. $\mathrm{t}_{\mathrm{P} Z \mathrm{~L}}$ and tPZH are the same as ten.
G. tPLH and tPHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms

## PARAMETER MEASUREMENT INFORMATION

$\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$


| TEST | S1 |
| :---: | :---: |
| $\mathbf{t}_{\text {pd }}$ | Open |
| $\mathbf{t}_{\text {PLZ }} /$ t $_{\text {PZL }}$ | $2 \times \mathrm{V}_{\text {CC }}$ |
| $\mathbf{t}_{\text {PHZ }} / \mathbf{t}_{\text {PZH }}$ | GND |

Timing
Input


VOLTAGE WAVEFORMS SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES


VOLTAGE WAVEFORMS
PULSE DURATION


VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES

NOTES:
A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{p L Z}$ and $\mathrm{t}_{\mathrm{PHZ}}$ are the same as $\mathrm{t}_{\text {dis }}$.
F. tpZL and tPZH are the same as ten.
G. $\quad \mathrm{PPLH}$ and tPHL are the same as $\mathrm{t}_{\mathrm{pd}}$.

Figure 2. Load Circuit and Voltage Waveforms

## PARAMETER MEASUREMENT INFORMATION <br> $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ AND $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$





| TEST | S1 |
| :---: | :---: |
| $\mathbf{t}_{\text {pd }}$ | Open |
| tPLZ $^{\prime} /$ PZL | 6 V |
| t PHZ $^{\text {tPZH }}$ | GND |




NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $\mathrm{tPLZ}^{2}$ and tPHZ are the same as $\mathrm{t}_{\text {dis. }}$.
F. tPZL and tPZH are the same as ten.
G. tPLH and tPHL are the same as tpd.

Figure 3. Load Circuit and Voltage Waveforms

## IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with Tl's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TIPRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. Tl's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.


[^0]:    $\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

