SCES280 - SEPTEMBER 1999

- State-of-the-Art Advanced BiCMOS
 Technology (ABT) Widebus™ Design for
 2.5-V and 3.3-V Operation and Low Static
 Power Dissipation
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 2.3-V to 3.6-V V_{CC})
- Typical V_{OLP} (Output Ground Bounce)
 < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- High Drive (-24/24 mA at 2.5-V V_{CC} and -32/64 mA at 3.3-V V_{CC})
- I_{off} and Power-Up 3-State Support Hot Insertion
- Use Bus Hold on Data Inputs in Place of External Pullup/Pulldown Resistors to Prevent the Bus From Floating

NOTE: For tape and reel order entry: The GKER package is abbreviated to KR.

- Auto3-State Eliminates Bus Current Loading When Output Exceeds V_{CC} + 0.5 V
- Flow-Through Architecture Facilitates
 Printed Circuit Board Layout
- Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise
- ESD Protection Exceeds JESD-22
 - 2000-V Human-Body Model
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101) (A114-A)
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- Packaged in Plastic Fine-Pitch Ball Grid Array Package

description

The 'ALVTH32374 devices are 32-bit edge-triggered D-type flip-flops with 3-state outputs designed for 2.5-V or 3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment. These devices are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

These devices can be used as four 8-bit flip-flops, two 16-bit flip-flops, or one 32-bit flip-flop. On the positive transition of the clock (CLK), the Q outputs of the flip-flops take on the logic levels set up at the data (D) inputs.

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

OE does not affect internal operations of the flip-flop. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

When V_{CC} is between 0 and 1.2 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.2 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

These devices are fully specified for hot-insertion applications using I_{off} and power-up 3-state. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN54ALVTH32374 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ALVTH32374 is characterized for operation from -40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments Incorporated.




SCES280 - SEPTEMBER 1999

FUNCTION TABLE (each flip-flop)

	INPUTS		ОИТРИТ
OE	CLK	D	Q
L	\uparrow	Н	Н
L	\uparrow	L	L
L	H or L	Χ	Q ₀
Н	Χ	Χ	Z

GKE PACKAGE (TOP VIEW)





terminal assignments

	1	2	3	4	5	6
Α	1Q2	1Q1	1OE	1CLK	1D1	1D2
В	1Q4	1Q3	GND	GND	1D3	1D4
С	1Q6	1Q5	1V _{CC}	1V _{CC}	1D5	1D6
D	1Q8	1Q7	GND	GND	1D7	1D8
Е	2Q2	2Q1	GND	GND	2D1	2D2
F	2Q4	2Q3	1V _{CC}	1V _{CC}	2D3	2D4
G	2Q6	2Q5	GND	GND	2D5	2D6
Н	2Q7	2Q8	20E	2CLK	2D8	2D7
J	3Q2	3Q1	3OE	3CLK	3D1	3D2
K	3Q4	3Q3	GND	GND	3D3	3D4
L	3Q6	3Q5	2V _{CC}	2V _{CC}	3D5	3D6
М	3Q8	3Q7	GND	GND	3D7	3D8
N	4Q2	4Q1	GND	GND	4D1	4D2
Р	4Q4	4Q3	2V _{CC}	2V _{CC}	4D3	4D4
R	4Q6	4Q5	GND	GND	4D5	4D6
Т	4Q7	4Q8	4OE	4CLK	4D8	4D7


SCES280 - SEPTEMBER 1999


logic diagram (positive logic)





NOTE A: 1V_{CC} is associated with these channels.





NOTE B: 2V_{CC} is associated with these channels.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, V _{CC}
Input voltage range, V _I (see Note 1)
Voltage range applied to any output in the high-impedance or power-off state, VO
(see Note 1) –0.5 V to 7 V
Voltage range applied to any output in the high state, V _O (see Note 1)
Output current in the low state, I _O : SN54ALVTH32374
SN74ALVTH32374 128 mA
Output current in the high state, IO: SN54ALVTH32374 –48 mA
SN74ALVTH32374 –64 mA
Input clamp current, $I_{ K }(V_{ } < 0)$
Output clamp current, I_{OK} ($V_O < 0$)
Package thermal impedance, θ _{JA} (see Note 2)
Storage temperature range, T _{stq} –65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

^{2.} The package thermal impedance is calculated in accordance with JESD 51.

SCES280 - SEPTEMBER 1999

recommended operating conditions, $V_{\mbox{\footnotesize{CC}}}$ = 2.5 V \pm 0.2 V (see Note 3)

			SN54	ALVTH3	2374	SN74	ALVTH3	2374	UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	UNIT
Vcc	Supply voltage		2.3		2.7	2.3		2.7	V
V _{IH}	High-level input voltage		1.7			1.7			V
V _{IL}	Low-level input voltage			0.7 0.7		V			
VI	Input voltage		0	VCC	5.5	0	VCC	5.5	V
loн	High-level output current			,0	-6			-8	
lou	Low-level output current			Ç	6			8	mA
lOL	Low-level output current; current duty cycle ≤	50%; f ≥ 1 kHz		\tilde{Q}	18			24	IIIA
Δt/Δv	Input transition rise or fall rate	Outputs enabled	8)	10			10	ns/V
Δt/ΔV _{CC}	Power-up ramp rate		200			200			μs/V
TA	Operating free-air temperature		-55		125	-40		85	°C

NOTE 3: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

recommended operating conditions, V_{CC} = 3.3 V \pm 0.3 V (see Note 3)

			SN54	ALVTH3	2374	SN74	SN74ALVTH32374		
			MIN	TYP	MAX	MIN	TYP	MAX	UNIT
Vcc	Supply voltage		3		3.6	3		3.6	V
VIH	High-level input voltage		2			2			V
V _{IL}	Low-level input voltage			Ü	0.8			0.8	
٧ _I	Input voltage	put voltage		Vcc	5.5	0	Vcc	5.5	V
lOH	High-level output current			,Q	-24			-32	mA
la.	Low-level output current			Ó	24			32	Л
lOL	Low-level output current; current duty cycle ≤	50%; f≥1 kHz	2)	48			64	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled	Q.		10			10	ns/V
Δt/ΔV _{CC}	Power-up ramp rate		200			200			μs/V
T _A	Operating free-air temperature		-55		125	-40		85	°C

NOTE 3: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

SCES280 - SEPTEMBER 1999

electrical characteristics over recommended operating free-air temperature range, V_{CC} = 2.5 V \pm 0.2 V (unless otherwise noted)

PARAMETER		TEST	ONDITIONS	SN54	SN54ALVTH32374 SN74ALVTH32374			UNIT		
P/	AKAMETEK	I EST C	ONDITIONS	MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	UNII
۷IK		V _{CC} = 2.3 V,	I _I = -18 mA			-1.2			-1.2	V
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V},$	I _{OH} = -100 μA	V _{CC} -0	.2		V _{CC} -0	.2		
VOH		V _{CC} = 2.3 V	$I_{OH} = -6 \text{ mA}$	1.8						V
		VCC = 2.3 V	$I_{OH} = -8 \text{ mA}$				1.8			
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V},$	I _{OL} = 100 μA			0.2			0.2	
			$I_{OL} = 6 \text{ mA}$			0.4				
VOL		V _{CC} = 2.3 V	$I_{OL} = 8 \text{ mA}$						0.4	V
		VCC = 2.3 V	I _{OL} = 18 mA			0.5				
			$I_{OL} = 24 \text{ mA}$						0.5	
	Control inputs	$V_{CC} = 2.7 \text{ V},$	$V_I = V_{CC}$ or GND			±1			±1	
	Control inputs	$V_{CC} = 0 \text{ or } 2.7 \text{ V},$	V _I = 5.5 V			\$ 10	10			
II			V _I = 5.5 V		Š	10			10	μΑ
	Data inputs	$V_{CC} = 2.7 \text{ V}$	VI = VCC		Q ²	1			1	
			V _I = 0		1	- 5			– 5	
l _{off}		$V_{CC} = 0$,	V_I or $V_O = 0$ to 4.5 V		3				±100	μΑ
I _{BHL} ‡		$V_{CC} = 2.3 \text{ V},$	V _I = 0.7 V	000	115			115		μΑ
IBHH		$V_{CC} = 2.3 \text{ V},$	V _I = 1.7 V	Q"	-10			-10		μΑ
IBHLC	<u> </u>	$V_{CC} = 2.7 \text{ V},$	$V_I = 0$ to V_{CC}	300			300			μΑ
IBHHC	o [#]	$V_{CC} = 2.7 \text{ V},$	$V_I = 0$ to V_{CC}	-300			-300			μΑ
IEX		$V_{CC} = 2.3 \text{ V},$	V _O = 5.5 V			125			125	μΑ
I _{OZ(P}	U/PD)☆	$V_{CC} \le 1.2 \text{ V}, V_{O} = \underline{0.5}$ $V_{I} = \text{GND or } V_{CC}, \overline{\text{OE}} = \underline{0.5}$	V to V _{CC} , = don't care			±100			±100	μΑ
lozh		V _{CC} = 2.7 V	V _O = 2.3 V, V _I = 0.7 V or 1.7 V			5			5	μΑ
lozL		V _{CC} = 2.7 V	V _O = 0.5 V, V _I = 0.7 V or 1.7 V			- 5			- 5	μΑ
		V _{CC} = 2.7 V,	Outputs high		0.04	0.1		0.04	0.1	
ICC		V _{CC} = 2.7 V, I _O = 0, V _I = V _{CC} or GND	Outputs low		2.3	4.5		2.3	4.5	mA
			Outputs disabled		0.04	0.1		0.04	0.1	
Ci		V _{CC} = 2.5 V,	V _I = 2.5 V or 0		3.5			3.5		pF
Со		V _{CC} = 2.5 V,	V _O = 2.5 V or 0		6			6		pF

[†] All typical values are at $V_{CC} = 2.5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[‡] The bus-hold circuit can sink at least the minimum low sustaining current at V_{IL} max. I_{BHL} should be measured after lowering V_{IN} to GND and then raising it to V_{IL} max.

[§] The bus-hold circuit can source at least the minimum high sustaining current at V_{IH} min. I_{BHH} should be measured after raising V_{IN} to V_{CC} and then lowering it to V_{IH} min.

 $[\]P$ An external driver must source at least IBHLO to switch this node from low to high.

[#]An external driver must sink at least I_{BHHO} to switch this node from high to low.

 $[\]parallel$ Current into an output in the high state when $V_O > V_{CC}$

^{*}High-impedance state during power up or power down

SCES280 - SEPTEMBER 1999

electrical characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted)

PARAMETER		TEST CO	NDITIONS	SN54	ALVTH3	2374	SN74	ALVTH3	2374	UNIT
		1551 00	ONDITIONS	MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	UNII
VIK		V _{CC} = 3 V,	I _I = -18 mA			-1.2			-1.2	V
		$V_{CC} = 3 \text{ V to } 3.6 \text{ V},$	I _{OH} = -100 μA	V _{CC} -0	2		V _{CC} -0	.2		
Vон		V _{CC} = 3 V	$I_{OH} = -24 \text{ mA}$	2						V
		vCC = 2 v	I _{OH} = -32 mA				2			
		$V_{CC} = 3 \text{ V to } 3.6 \text{ V},$	I _{OL} = 100 μA			0.2			0.2	
			I _{OL} = 16 mA						0.4	
VOL			$I_{OL} = 24 \text{ mA}$			0.5				V
VOL		· · ·	$I_{OL} = 32 \text{ mA}$						0.5	V
			I _{OL} = 48 mA			0.55				
			I _{OL} = 64 mA						0.55	
	Control inputs	$V_{CC} = 3.6 \text{ V},$	$V_I = V_{CC}$ or GND			±1			±1	
	Control inputs	$V_{CC} = 0 \text{ or } 3.6 \text{ V},$	V _I = 5.5 V			10			10	
l _l		_	V _I = 5.5 V			10			10	μΑ
	Data inputs	V _{CC} = 3.6 V	$V_I = V_{CC}$			1			1	
			V _I = 0		J.	- 5			– 5	
l _{off}		$V_{CC} = 0$,	V_I or $V_O = 0$ to 4.5 V		Q				±100	μΑ
I _{BHL} ‡		$V_{CC} = 3 V$,	V _I = 0.8 V	75	Ć.		75			μΑ
I _{BHH} §		$V_{CC} = 3 V$,	V _I = 2 V	-75	\tilde{g}		-75			μΑ
IBHLO		$V_{CC} = 3.6 \text{ V},$	$V_I = 0$ to V_{CC}	500	,		500			μΑ
^I внно [‡]	#	$V_{CC} = 3.6 \text{ V},$	$V_I = 0$ to V_{CC}	-500			-500			μΑ
I _{EX}		V _{CC} = 3 V,	V _O = 5.5 V			125			125	μΑ
I _{OZ(PU}	/PD) [☆]	$V_{CC} \le 1.2 \text{ V}, V_{O} = \underline{0.5} \text{ V}$ $V_{I} = \text{GND or } V_{CC}, \overline{\text{OE}} =$	to V _{CC} , don't care			±100			±100	μΑ
lozh		V _{CC} = 3.6 V	V _O = 3 V, V _I = 0.8 V or 2 V			5			5	μΑ
lozL		V _{CC} = 3.6 V	V _O = 0.5 V, V _I = 0.8 V or 2 V			- 5			-5	μА
		V _{CC} = 3.6 V,	Outputs high		0.07	0.1		0.07	0.1	
ICC		$I_0 = 0$,	Outputs low		3.2	5		3.2	5	mA
		$V_I = V_{CC}$ or GND	Outputs disabled		0.07	0.1		0.07	0.1	
∆lcc□		V _{CC} = 3 V to 3.6 V, One Other inputs at V _{CC} or G				0.4			0.4	mA
Ci		V _{CC} = 3.3 V,	V _I = 3.3 V or 0		3.5			3.5		pF
Со		V _{CC} = 3.3 V,	V _O = 3.3 V or 0		6			6		pF

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[□]This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.



[‡] The bus-hold circuit can sink at least the minimum low sustaining current at V_{IL} max. I_{BHL} should be measured after lowering V_{IN} to GND and then raising it to V_{IL} max.

[§] The bus-hold circuit can source at least the minimum high sustaining current at V_{IH} min. I_{BHH} should be measured after raising V_{IN} to V_{CC} and then lowering it to V_{IH} min.

[¶] An external driver must source at least I_{BHLO} to switch this node from low to high.

[#]An external driver must sink at least IBHHO to switch this node from high to low.

 $[\]parallel$ Current into an output in the high state when $V_O > V_{CC}$

^{*}High-impedance state during power up or power down

SCES280 - SEPTEMBER 1999

timing requirements over recommended operating free-air temperature range, V_{CC} = 2.5 V \pm 0.2 V (unless otherwise noted) (see Figure 1)

			SN54ALVTH32374 SN74ALVTH32			H32374	LIMIT	
			MIN	MAX	MIN	MAX	UNIT	
fclock	Clock frequency			150		150	XX UNIT	
t _W	Pulse duration, CLK high or low		1.5	FL	1.5		ns	
	Out of the late to the OUK	Data high	1.1,4		1			
t _{su}	Setup time, data before CLK↑	Data high	1.4		1.3		ns	
4.	Hold time data ofter CLV↑	Data high	0.6		0.5		20	
t _h	Hold time, data after CLK↑	Data low	0.9		0.8		ns	

timing requirements over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 2)

			SN54ALVT	H32374	SN74ALVTH32374		UNIT	
			MIN	MAX	MIN	MAX	UNII	
fclock	Clock frequency			250		250	MHz	
t _W	Pulse duration, CLK high or low		1.5		1.5		ns	
	Coton time data before OLK	Data high	1.1,0		1		no	
t _{su}	Setup time, data before CLK↑	Data low	250 250 MHz 1.5 1.5 ns high 1.1 1 ns low 1.6 1.5 ns high 0.6 0.5 ns					
	Hald time and the office OLIVA	Data high	0.6		0.5			
t _h	Hold time, data after CLK↑	Data low	Q 1.1		1		115	

switching characteristics over recommended operating free-air temperature range, C_L = 30 pF, V_{CC} = 2.5 V \pm 0.2 V (unless otherwise noted) (see Figure 1)


PARAMETER	FROM	TO SN54ALVTH32374 SN74ALVT			H32374	UNIT	
PARAMETER	(INPUT)	(OUTPUT)	MIN	MAX	MIN	3.8 3.8 4.1 3.7	UNIT
f _{max}			150	, À	150		MHz
^t PLH	CLK	Q	1.4	3.9	1.5	3.8	ns
^t PHL	CLK	ų ,	1.4	3.9	1.5	3.8	115
^t PZH	- OE	Q	1/	4.2	1	4.1	ns
t _{PZL}		ų ,		3.8	1	3.7	115
^t PHZ	OF	Q	0.7	4.3	1.8	4.2	ns
tPLZ	OE	"	Q 1	3.5	1	3.4	115

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 2)

PARAMETER	FROM	то	SN54ALVTH32374 SN74ALVTH32374			UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN MAX	MIN	MAX	ONII
f _{max}			250	250		MHz
t _{PLH}	CLK	Q	1 3.4	1	3.2	ns
t _{PHL}	CLK	α	1 3.3	1	3.2	113
^t PZH	ŌĒ	Q	1 3.9	1	3.8	ns
tPZL	OE	α	3.4	1	3.3	115
^t PHZ	ŌĒ	Q	0 1 4.7	1	4.6	ns
t _{PLZ}	OE .	Q	1 4.4	1	4.2	115

SCES280 - SEPTEMBER 1999

PARAMETER MEASUREMENT INFORMATION V_{CC} = 2.5 V \pm 0.2 V




NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \ \Omega$, $t_f \leq$ 2 ns. $t_f \leq$ 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

SCES280 - SEPTEMBER 1999

PARAMETER MEASUREMENT INFORMATION V_{CC} = 3.3 V \pm 0.3 V



NOTES: A. C_L includes probe and jig capacitance.

INVERTING AND NONINVERTING OUTPUTS

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns.

LOW- AND HIGH-LEVEL ENABLING

D. The outputs are measured one at a time with one transition per measurement.

Figure 2. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated