<ul> <li>EPIC<sup>™</sup> (Enhanced-Performance Implanted CMOS) Submicron Process</li> </ul>	DB, DW, OR PW PACKAGE (TOP VIEW)
<ul> <li>Typical V<sub>OLP</sub> (Output Ground Bounce)</li> <li>&lt; 0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C</li> </ul>	$\frac{\overline{OE} \begin{bmatrix} 1 & 24 \end{bmatrix} V_{CC}}{1D \begin{bmatrix} 2 \\ 23 \end{bmatrix} 1Q}$
<ul> <li>Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot)</li> <li>2 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C</li> </ul>	2D [] 3 22 [] 2Q 3D [] 4 21 [] 3Q
<ul> <li>Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V V<sub>CC</sub>)</li> </ul>	4D [] 5 20 ]] 4Q 5D [] 6 19 ]] 5Q 6D [] 7 18 ]] 6Q
<ul> <li>Power Off Disables Outputs, Permitting Live Insertion</li> </ul>	7D 8 17 7Q 8D 9 16 8Q
<ul> <li>ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015</li> </ul>	9D    10 15    9Q 10D    11 14    10Q GND    12 13    CLK
<ul> <li>Latch-Up Performance Exceeds 250 mA Per JESD 17</li> </ul>	

 Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages

### description

This 10-bit bus-interface flip-flop is designed for 1.65-V to 3.6-V  $V_{CC}$  operation.

The SN74LVC821A features 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing wider buffer registers, I/O ports, bidirectional bus drivers with parity, and working registers.

The ten flip-flops are edge-triggered D-type flip-flops. On the positive transition of the clock (CLK) input, the device provides true data at the Q outputs.

A buffered output-enable ( $\overline{OE}$ ) input can be used to place the ten outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

OE does not affect the internal operations of the latch. Previously stored data can be retained or new data can be entered while the outputs are in the high-impedance state.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVC821A is characterized for operation from -40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




FUNCTION TABLE (each flip-flop)									
	INPUTS OUTPUT								
OE	CLK	Q							
L	$\uparrow$	Н	Н						
L	$\uparrow$	L	L						
L	H or L	Х	Q <sub>0</sub>						
н	Х	Х	Z						

# logic symbol<sup>†</sup>



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### logic diagram (positive logic)





### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub> Input voltage range, V <sub>I</sub> (see Note 1)	
Voltage range applied to any output in the high-impedance or power-off state, $V_{O}$	
(see Note 1)	–0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, V <sub>O</sub>	
(see Notes 1 and 2)	–0.5 V to V <sub>CC</sub> + 0.5 V
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	–50 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	–50 mA
Continuous output current, I <sub>O</sub>	±50 mA
Continuous current through V <sub>CC</sub> or GND	±100 mA
Package thermal impedance, $\theta_{JA}$ (see Note 3): DB package	
DW package	
PW package	
Storage temperature range, T <sub>stg</sub>	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The value of  $V_{CC}$  is provided in the recommended operating conditions table.

3. The package thermal impedance is calculated in accordance with JESD 51.

### recommended operating conditions (see Note 4)

			MIN	MAX	UNIT		
Vee	Supplywelfage	Operating	1.65	3.6	V		
VCC	Supply voltage	Data retention only	1.5		V		
	High-level input voltage	V <sub>CC</sub> = 1.65 V to 1.95 V	$0.65 \times V_{CC}$				
VIH		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V		
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2				
		V <sub>CC</sub> = 1.65 V to 1.95 V		$0.35 \times V_{CC}$			
VIL	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V		
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8			
VI	Input voltage	•	0	5.5	V		
	Output voltage	High or low state	0	Vcc	V		
VO		3 state	0	5.5	v		
	High-level output current	V <sub>CC</sub> = 1.65 V		-4			
1.		V <sub>CC</sub> = 2.3 V		-8	^		
IOH		$V_{CC} = 2.7 V$		-12	mA		
		$V_{CC} = 3 V$		-24			
		V <sub>CC</sub> = 1.65 V		4			
1.		V <sub>CC</sub> = 2.3 V		8			
IOL	Low-level output current	V <sub>CC</sub> = 2.7 V		12	mA		
		$V_{CC} = 3 V$		24			
$\Delta t/\Delta v$	Input transition rise or fall rate	·	0	10	ns/V		
ТА	Operating free-air temperature		-40	85	°C		

NOTE 4: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER	TEST CO	ONDITIONS	Vcc	MIN	TYP <sup>†</sup>	MAX	UNIT	
		I <sub>OH</sub> = -100 μA	1.65 V to 3.6 V	V <sub>CC</sub> -0.2					
Voh	$I_{OH} = -4 \text{ mA}$	1.65 V	1.2						
	I <sub>OH</sub> = -8 mA	2.3 V	1.7			V			
	10 m A						v		
		I <sub>OH</sub> = -12 mA		3 V	2.4				
		I <sub>OH</sub> = -24 mA		3 V	2.2				
		I <sub>OL</sub> = 100 μA		1.65 V to 3.6 V			0.2		
		I <sub>OL</sub> = 4 mA	1.65 V			0.45			
VOL		I <sub>OL</sub> = 8 mA	2.3 V			0.7	V		
		I <sub>OL</sub> = 12 mA	2.7 V			0.4			
		I <sub>OL</sub> = 24 mA	3 V			0.55			
Ц		$V_{I} = 0$ to 5.5 V		3.6 V			±5	μA	
loff		VI or VO = 5.5 V		0			±10	μA	
IOZ		V <sub>O</sub> = 0 to 5.5 V		3.6 V			±10	μA	
		V <sub>I</sub> = V <sub>CC</sub> or GND					10		
ICC		$3.6 V \le V_I \le 5.5 V^{\ddagger}$	IO = 0	3.6 V			10	μA	
∆ICC		One input at V <sub>CC</sub> – 0.6 V,	Other inputs at V <sub>CC</sub> or GND	2.7 V to 3.6 V	Ì		500	μΑ	
0	Control inputs	V <sub>I</sub> = V <sub>CC</sub> or GND		2.2.1		5		- 5	
Ci	Data inputs			3.3 V		4		рF	
Co	-	V <sub>O</sub> = V <sub>CC</sub> or GND		3.3 V		7		pF	

<sup>†</sup> All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.

<sup>‡</sup> This applies in the disabled state only.

# timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

		V <sub>CC</sub> = ± 0.1	1.8 V 5 V	$\begin{array}{c} V_{CC} = 2.5 \text{ V} \\ \pm 0.2 \text{ V} \end{array}  V_{CC} = 2.7 \text{ V} \end{array}$				V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock frequency		§		§		150		150	MHz
tw	Pulse duration, CLK high or low	§		§		3.3		3.3		ns
t <sub>su</sub>	Setup time, data before CLK	§		§		1.9		1.9		ns
th	Hold time, data after CLK	§		§		1.5		1.5		ns

§ This information was not available at the time of publication.



# switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

PARAMETER	FROM (INPUT)		TO (OUTPUT)		V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT	
		(001F01)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
f <sub>max</sub>			†		†		150		150		MHz	
<sup>t</sup> pd	CLK	Q	†	†	†	†		8.5	2.2	7.3	ns	
t <sub>en</sub>	OE	Q	†	†	†	†		8.8	1.3	7.6	ns	
<sup>t</sup> dis	OE	Q	†	†	†	†		6.8	1.6	6.2	ns	
<sup>t</sup> sk(o) <sup>‡</sup>										1	ns	

<sup>†</sup> This information was not available at the time of publication.


<sup>‡</sup> Skew between any two outputs of the same package switching in the same direction

## operating characteristics, $T_A = 25^{\circ}C$

PARAMETER				V <sub>CC</sub> = 1.8 V ± 0.15 V	$V_{CC}$ = 2.5 V ± 0.2 V	$V_{CC}$ = 3.3 V ± 0.3 V	UNIT
				TYP	ТҮР	TYP	
Cpd	Power dissipation capacitance	Outputs enabled	f = 10 MHz	†	†	65	ρF
<sup>∽pa</sup>	per flip-flop	Outputs disabled		†	†	48	μr

<sup>†</sup>This information was not available at the time of publication.






NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>Q</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2 ns, t<sub>f</sub>  $\leq$  2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
  - E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .

  - F. tpzL and tpzH are the same as ten.
  - G. tPLH and tPHL are the same as tpd.

### Figure 1. Load Circuit and Voltage Waveforms






### NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>Q</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2 ns, t<sub>f</sub>  $\leq$  2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

### Figure 2. Load Circuit and Voltage Waveforms





PARAMETER MEASUREMENT INFORMATION

- NOTES: A. CL includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2.5 ns. t<sub>f</sub>  $\leq$  2.5 ns.
  - D. The outputs are measured one at a time with one transition per measurement.
  - E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - F. tPZL and tPZH are the same as ten.
  - G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

Figure 3. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated