SCAS565F - MARCH 1996 - REVISED JUNE 1998

<ul> <li>Member of the Texas Instruments Widebus™ Family</li> </ul>	DGG OR DL PACKA (TOP VIEW)			
<ul> <li>EPIC<sup>™</sup> (Enhanced-Performance Implanted CMOS) Submicron Process</li> </ul>		48 1CLK		
<ul> <li>Typical V<sub>OLP</sub> (Output Ground Bounce)</li> <li>&lt; 0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C</li> </ul>	1Q1 2 1Q2 3 GND 4	46 0 1D2		
<ul> <li>Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot)</li> <li>&gt; 2 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C</li> </ul>	1Q3 5 1Q4 6	44 0 1D3		
<ul> <li>Power Off Disables Outputs, Permitting Live Insertion</li> </ul>	V <sub>CC</sub> [ 7 1Q5 [ 8	42 V <sub>CC</sub>		
<ul> <li>Supports Mixed-Mode Signal Operation on All Ports (5-V Input and Output Voltages With 3.3-V V<sub>CC</sub>)</li> </ul>	1Q6 [] 9 GND [] 10 1Q7 [] 11	) 39 GND		
<ul> <li>Latch-Up Performance Exceeds 250 mA Per JESD 17</li> </ul>	1Q8 [ 12 2Q1 [ 13	3 36 2D1		
<ul> <li>Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors</li> </ul>	2Q2   14 GND   15 2Q3   16	5 34 GND 6 33 2D3		
<ul> <li>Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages</li> </ul>	2Q4 [ 17 V <sub>CC</sub> [ 18 2Q5 [ 19	3 31 V <sub>CC</sub> 9 30 2D5		
description	2Q6 20 GND 21 2Q7 22	1 28 GND		
This 16-bit edge-triggered D-type flip-flop is designed for 1.65-V to 3.6-V V <sub>CC</sub> operation.	2Q8 23 2OE 23	3 26 2D8		

implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. It can be used as two 8-bit flip-flops or one 16-bit flip-flop. On the positive transition of the clock (CLK) input, the Q outputs of the flip-flop take on the logic levels set up at the data (D) inputs.

The SN74LVCH16374A is particularly suitable for

A buffered output-enable ( $\overline{OE}$ ) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

OE does not affect internal operations of the flip-flop. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1998, Texas Instruments Incorporated

SCAS565F - MARCH 1996 - REVISED JUNE 1998

## description (continued)

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74LVCH16374A is characterized for operation from -40°C to 85°C.

FUNCTION TABLE (each flip-flop)								
	INPUTS	OUTPUT						
OE	CLK	D	Q					
L	$\uparrow$	Н	Н					
L	$\uparrow$	L	L					
L	H or L	Х	Q <sub>0</sub>					
н	Х	Х	Z					

## logic symbol<sup>†</sup>


$2D6 \frac{29}{27} 2Q6$	10E 1CLK 20E 2CLK 1D1 1D2 1D3 1D4 1D5 1D6 1D7 1D8 2D1 2D2 2D3 2D4	1       48         24       25         47       46         44       43         41       40         38       37         36       35         33       32         30       30	1EN > C1 2EN > C2 1D - 2D	2 3 5 6 8 9 11 12 13 13 14 16 17 19	1Q1 1Q2 1Q3 1Q4 1Q5 1Q6 1Q7 1Q8 2Q1 2Q2 2Q3 2Q4
2D7 207 207 207 207 208 207 208 207 208 207 208 208 208 208 208 208 208 208 208 208	2D5 2D6 2D7	30 29 27		19 20 22	2Q5 2Q6 2Q7

<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SCAS565F - MARCH 1996 - REVISED JUNE 1998

## logic diagram (positive logic)



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub> Input voltage range, V <sub>I</sub> (see Note 1)	
Voltage range applied to any output in the high-impedance or power-off state, $V_{O}$	
(see Note 1)	–0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, $V_{f O}$	
(see Notes 1 and 2)	–0.5 V to V <sub>CC</sub> + 0.5 V
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	–50 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	–50 mA
Continuous output current, Io	±50 mA
Continuous current through each V <sub>CC</sub> or GND	±100 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 3): DGG package	89°C/W
DL package	94°C/W
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The value of V<sub>CC</sub> is provided in the recommended operating conditions table.

3. The package thermal impedance is calculated in accordance with JESD 51.



## SN74LVCH16374A **16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP** WITH 3-STATE OUTPUTS SCAS565F – MARCH 1996 – REVISED JUNE 1998

## recommended operating conditions (see Note 4)

			MIN	MAX	UNIT		
	Supplyveltere	Operating	1.65	3.6	V		
VCC	Supply voltage	Data retention only	1.5		v		
		V <sub>CC</sub> = 1.65 V to 1.95 V	$0.65 \times V_{CC}$				
VIH	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V		
		$V_{CC} = 2.7 V \text{ to } 3.6 V$	2				
		V <sub>CC</sub> = 1.65 V to 1.95 V		$0.35 \times V_{CC}$			
VIL	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V		
		V <sub>CC</sub> = 2.7 V to 3.6 V		0.8			
VI	Input voltage		0	5.5	V		
V	Outruituraltana	High or low state	0	V <sub>CC</sub>	v		
V <sub>O</sub> O	Output voltage	3 state	0	5.5	V		
		V <sub>CC</sub> = 1.65 V		-4			
1	Link lovel even a sum of	V <sub>CC</sub> = 2.3 V		-8			
ЮН	High-level output current	V <sub>CC</sub> = 2.7 V		-12	mA		
		$V_{CC} = 3 V$		-24			
		V <sub>CC</sub> = 1.65 V		4			
1		V <sub>CC</sub> = 2.3 V		8	m^		
IOL	Low-level output current	V <sub>CC</sub> = 2.7 V		12	mA		
		V <sub>CC</sub> = 3 V		24			
$\Delta t / \Delta v$	Input transition rise or fall rate		0	10	ns/V		
ТА	Operating free-air temperature		-40	85	°C		

NOTE 4: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCAS565F - MARCH 1996 - REVISED JUNE 1998

PARAMETER	TEST CONDITIO	ONS	Vcc	MIN	түр†	MAX	UNIT	
	I <sub>OH</sub> = -100 μA		1.65 V to 3.6 V	V <sub>CC</sub> -0.2	2			
	$I_{OH} = -4 \text{ mA}$	1.65 V	1.2					
	$I_{OH} = -8 \text{ mA}$	$I_{OH} = -8 \text{ mA}$					V	
VOH	10		2.7 V	2.2			V	
	I <sub>OH</sub> = -12 mA		3 V	2.4				
	$I_{OH} = -24 \text{ mA}$	I <sub>OH</sub> = -24 mA						
	I <sub>OL</sub> = 100 μA		1.65 V to 3.6 V			0.2		
	$I_{OL} = 4 \text{ mA}$		1.65 V			0.45		
VOL	I <sub>OL</sub> = 8 mA	2.3 V			0.7	V		
	I <sub>OL</sub> = 12 mA	2.7 V			0.4			
	I <sub>OL</sub> = 24 mA	3 V			0.55			
l	V <sub>I</sub> = 0 to 5.5 V		3.6 V			±5	μA	
	V <sub>I</sub> = 0.58 V		1.65 V	‡				
	V <sub>I</sub> = 1.07 V	1.05 V	‡			μА		
	$V_{I} = 0.7 V$	2.3 V	45					
ll(hold)	V <sub>I</sub> = 1.7 V	2.5 V	-45					
	V <sub>I</sub> = 0.8 V	V <sub>I</sub> = 0.8 V V <sub>I</sub> = 2 V						
	· ·							
	V <sub>I</sub> = 0 to 3.6 V§		3.6 V			±500		
loff	$V_{I} \text{ or } V_{O} = 5.5 \text{ V}$		0			±10	μA	
I <sub>OZ</sub>	$V_{O} = 0$ to 5.5 V		3.6 V			±10	μA	
	$V_I = V_{CC}$ or GND		3.6 V			20	μA	
$I_{CC}$ $3.6 V \le V_{I} \le 5.5 V^{\text{II}}$		IO = 0	5.0 V			20	μΑ	
ΔICC	One input at $V_{CC}$ – 0.6 V, Other inputs at $V_{CC}$ or GND		2.7 V to 3.6 V			500	μA	
Ci	$V_I = V_{CC}$ or GND		3.3 V		5		pF	
Co	$V_{O} = V_{CC}$ or GND		3.3 V		6.5		pF	

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

<sup>†</sup> All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.

<sup>‡</sup>This information was not available at the time of publication.

§ This is the bus-hold maximum dynamic current required to switch the input from one state to another.

¶ This applies in the disabled state only.

# timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

		V <sub>CC</sub> = 1.8 V ± 0.15 V		$ \begin{array}{c c} V_{CC} = 1.8 \ V \\ \pm \ 0.15 \ V \\ \end{array} \begin{array}{c} V_{CC} = 2.5 \ V \\ \pm \ 0.2 \ V \\ \end{array} \begin{array}{c} V_{CC} = 2.5 \ V \\ \end{array} $		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock frequency		‡		‡		150		150	MHz
tw	Pulse duration, CLK high or low	‡		‡		3.3		3.3		ns
t <sub>su</sub>	Setup time, data before CLK <sup>↑</sup>	‡		‡		1.9		1.9		ns
t <sub>h</sub>	Hold time, data after CLK <sup>↑</sup>	‡		‡		1.1		1.1		ns

<sup>‡</sup> This information was not available at the time of publication.



SCAS565F - MARCH 1996 - REVISED JUNE 1998

# switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 1.8 V ± 0.15 V		V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
		(001-01)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>			†		†		150		150		MHz
<sup>t</sup> pd	CLK	Q	†	†	†	†		4.9	1.5	4.5	ns
t <sub>en</sub>	OE	Q	+	†	†	†		5.3	1.5	4.6	ns
<sup>t</sup> dis	OE	Q	†	†	†	†		6.1	1.5	5.5	ns
<sup>t</sup> sk(o) <sup>‡</sup>										1	ns

<sup>†</sup> This information was not available at the time of publication.

<sup>‡</sup> Skew between any two outputs of the same package switching in the same direction

## operating characteristics, T<sub>A</sub> = 25°C

PARAMETER			TEST CONDITIONS	V <sub>CC</sub> = 1.8 V ± 0.15 V	$\begin{array}{c} \text{V}_{\text{CC}} = 2.5 \text{ V} \\ \pm 0.2 \text{ V} \end{array}$	V <sub>CC</sub> = 3.3 V ± 0.3 V	UNIT
			CONDITIONS	TYP	TYP	TYP	
Card	Power dissipation capacitance	Outputs enabled	f = 10 MHz	†	†	58	ρF
C <sub>pd</sub>	per flip-flop	Outputs disabled		†	†	24	рг

<sup>†</sup> This information was not available at the time of publication.



#### SN74LVCH16374A 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS SCAS565F – MARCH 1996 – REVISED JUNE 1998


PARAMETER MEASUREMENT INFORMATION  $V_{CC} = 1.8 V \pm 0.15 V$  $\odot 2 \times V_{CC}$ **S1** O Open **1k** Ω From Output TEST **S1** O GND **Under Test** Open <sup>t</sup>pd  $C_L = 30 \text{ pF}$  $2 \times V_{CC}$ <sup>t</sup>PLZ<sup>/t</sup>PZL  $\mathbf{1k}\,\Omega$ (see Note A) Open tPHZ/tPZH LOAD CIRCUIT tw Vcc Vcc Input Vcc/2 V<sub>CC</sub>/2 Timing V<sub>CC</sub>/2 0 V Input 0 V **VOLTAGE WAVEFORMS PULSE DURATION** t<sub>su</sub> th Vcc Output Data Vcc V<sub>CC</sub>/2 V<sub>CC</sub>/2 Control Input V<sub>CC</sub>/2 V<sub>CC</sub>/2 (low-level 0 V 0 V enabling) **VOLTAGE WAVEFORMS** SETUP AND HOLD TIMES - tPLZ tp7I Output Vcc Vcc Waveform 1 V<sub>CC</sub>/2 V<sub>CC</sub>/2 Input S1 at  $2 \times V_{CC}$ V<sub>CC</sub>/2 V<sub>OL</sub> + 0.15 V 0 V (see Note B) Vol <sup>t</sup>PZH <sup>t</sup>PHZ <sup>t</sup>PHL **t**PLH Output — V<sub>ОН</sub> ۷он Waveform 2 V<sub>OH</sub> – 0.15 V V<sub>CC</sub>/2 Output V<sub>CC</sub>/2 V<sub>CC</sub>/2 S1 at Open 0 V VOL (see Note B) **VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES ENABLE AND DISABLE TIMES** 

- NOTES: A. C<sub>L</sub> includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
     C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z<sub>O</sub> = 50 Ω, t<sub>f</sub> ≤ 2 ns, t<sub>f</sub> ≤ 2 ns.
  - D. The outputs are measured one at a time with one transition per measurement.
  - D. The outputs are measured one at a time with one t
  - E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
  - G. tPLH and tPHL are the same as tpd.

## Figure 1. Load Circuit and Voltage Waveforms



## SN74LVCH16374A **16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP** WITH 3-STATE OUTPUTS SCAS565F - MARCH 1996 - REVISED JUNE 1998




- NOTES: A. CL includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>r</sub>  $\leq$  2 ns, t<sub>f</sub>  $\leq$  2 ns.

  - D. The outputs are measured one at a time with one transition per measurement.
  - E. tPLZ and tPHZ are the same as tdis.
  - F. tp7I and tp7H are the same as ten.
  - G. tpi H and tpHi are the same as tpd.

#### Figure 2. Load Circuit and Voltage Waveforms



SCAS565F - MARCH 1996 - REVISED JUNE 1998



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>Q</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpl H and tpHI are the same as tpd.

#### Figure 3. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated