SCBS262I – JULY 1993 – REVISED APRIL 1999

•	Members of the Texas Instruments <i>Widebus</i> ™ Family State-of-the-Art Advanced BiCMOS	SN54LVTH162374 WD PACKAGE SN74LVTH162374 DGG OR DL PACKAGE (TOP VIEW)
Ū	Technology (ABT) Design for 3.3-V Operation and Low Static-Power Dissipation	10E 1 48 1CLK 1Q1 2 47 1D1
٠	Output Ports Have Equivalent 22- Ω Series Resistors, So No External Resistors Are Required	1Q2 3 46 1D2 GND 4 45 GND 1Q3 5 44 1D3 1Q4 6 43 1D4
٠	Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V _{CC})	$V_{CC} \begin{bmatrix} 1 & 7 & 42 \end{bmatrix} V_{CC} \\ 1Q5 \begin{bmatrix} 8 & 41 \end{bmatrix} 1D5 \\ 1Q6 \begin{bmatrix} 9 & 40 \end{bmatrix} 1D6$
٠	Support Unregulated Battery Operation Down to 2.7 V	GND 0 10 39 GND 1Q7 0 11 38 0 1D7
٠	Typical V _{OLP} (Output Ground Bounce) < 0.8 V at V _{CC} = 3.3 V, T _A = 25°C	1Q8 12 37 1D8 2Q1 13 36 2D1
٠	I _{off} and Power-Up 3-State Support Hot Insertion	2Q2 14 35 2D2 GND 15 34 GND 2Q3 16 33 2D3
•	Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors	2Q4
٠	Distributed V _{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise	2Q5 19 30 2D5 2Q6 20 29 2D6 GND 21 28 GND
•	Flow-Through Architecture Optimizes PCB Layout	2Q7
•	Latch-Up Performance Exceeds 500 mA Per	2 0E 24 25 2CLK

 ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)

 Package Options Include Plastic Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

description

JESD 17

The 'LVTH162374 devices are 16-bit edge-triggered D-type flip-flops with 3-state outputs designed for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

These devices can be used as two 8-bit flip-flops or one 16-bit flip-flop. On the positive transition of the clock (CLK), the Q outputs of the flip-flop take on the logic levels set up at the D inputs.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments Incorporated

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1999, Texas Instruments Incorporated On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

SN54LVTH162374, SN74LVTH162374 3.3-V ABT 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS SCBS2621 – JULY 1993 – REVISED APRIL 1999

description (continued)

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components.

OE does not affect internal operations of the flip-flop. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The outputs, which are designed to source or sink up to 12 mA, include equivalent $22-\Omega$ series resistors to reduce overshoot and undershoot.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

When V_{CC} is between 0 and 1.5 V, the devices are in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

These devices are fully specified for hot-insertion applications using I_{off} and power-up 3-state. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

The SN54LVTH162374 is characterized for operation over the full military temperature range of -55° C to 125° C. The SN74LVTH162374 is characterized for operation from -40° C to 85° C.

FUNCTION TABLE (each flip-flop)											
INPUTS OUTPL											
OE	CLK	Q									
L	\uparrow	Н	Н								
L	\uparrow	L	L								
L	H or L	Х	Q ₀								
н	Х	Х	z								
-			-								




SCBS262I - JULY 1993 - REVISED APRIL 1999

logic symbol[†]

1 <mark>0E</mark>	1	1EN			
1CLK	48	-> C1			
2 <mark>0E</mark>	24	2EN			
2CLK	25	-> C2			
	47	<u>ل</u>		2	
1D1	47	- 1D	1 🗸	3	1
1D2	40	-		5	1
1D3	43	-		6	1
1D4	41	-		8	1
1D5	40	1		9	1
1D6	38			11	1
1D7	37	1		12	1
1D8 2D1	36	2D	2 ⊽	13	1
2D1 2D2	35	20	Z V	14	2
2D2	33			16	2
2D4	32	<u> </u>		17	2
2D5	30			19	2
2D6	29			20	2
2D7	27	1		22	2
2D8	26	-		23	2

 † This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)





SCBS262I - JULY 1993 - REVISED APRIL 1999

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	–0.5 V to 4.6 V
Input voltage range, V _I (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high-impedance	
or power-off state, V _O (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high state, V _O (see Note 1)0.	5 V to V _{CC} + 0.5 V
Current into any output in the low state, IO	30 mA
Current into any output in the high state, I _O (see Note 2)	30 mA
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	89°C/W
DL package	94°C/W
Storage temperature range, T _{stg}	−65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This current flows only when the output is in the high state and $V_O > V_{CC}$.

3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

			SN54LVTH	162374	SN74LVTH	162374	UNIT
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage		2.7	3.6	2.7	3.6	V
VIH	High-level input voltage		2		2		V
VIL	Low-level input voltage			0.8		0.8	V
VI	Input voltage			5.5		5.5	V
ЮН	High-level output current			-12		-12	mA
IOL	Low-level output current			12		12	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
$\Delta t / \Delta V_{CC}$	Power-up ramp rate		200		200		μs/V
Т _А	Operating free-air temperature		-55	125	-40	85	°C

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCBS262I - JULY 1993 - REVISED APRIL 1999

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS			LVTH16	2374	SN74	[
PA	RAMETER	IESIC	ONDITIONS	MIN	TYP [†]	MAX	SN74LVTH162374 MIN TYP† MAX -1.2 -1.2 0.8 2 0.8 0.8 10 10 10 10 10 11 10 ± 10 ± 100 75 500 -750 -75 500 -750 -75 ± 1000 ± 1000 ± 100 ± 1000 ± 1000 -10 -55 -55 -75 -50 -55 -75 -50 -55 -75 -55 -55 -75 -55 -55 -50 -55 -55 -50 -55 -55 -50 -55 -55 -50 -55 -55 -50 -55 -55 -50 -55 -55 -50 -55 -55 -50 -55 -55 -50 -55 -55	UNIT			
VIK		V _{CC} = 2.7 V,	lj = -18 mA			-1.2			-1.2	V	
Vон		V _{CC} = 3 V,	I _{OH} = -12 mA	2			2			V	
VOL		V _{CC} = 3 V,	I _{OL} = 12 mA			0.8			0.8	V	
lı		V _{CC} = 0 or 3.6 V,	V _I = 5.5 V			10			10		
	Control inputs	V _{CC} = 3.6 V,	$V_I = V_{CC} \text{ or } GND$			±1			±1		
	Detainente	V _{CC} = 3.6 V	VI = VCC			1			1	μA	
	Data inputs	VCC = 3.0 V	$V_{I} = 0$			-5			-5		
loff		$V_{CC} = 0,$	V_{I} or $V_{O} = 0$ to 4.5 V						±100	μΑ	
ll(hold)	Data inputs	$V_{CC} = 3 V$	V _I = 0.8 V	75			75			μA	
		VCC = 3 V	V _I = 2 V	-75			-75				
		V _{CC} = 3.6 V‡,	$V_{I} = 0$ to 3.6 V							μΑ	
IOZH	•	V _{CC} = 3.6 V,	V _O = 3 V			5			5	μΑ	
IOZL		V _{CC} = 3.6 V,	V _O = 0.5 V			-5			-5	μΑ	
IOZPU		$\frac{V_{CC}}{OE} = 0$ to 1.5 V, V _O = OE = don't care	0.5 V to 3 V,			±100*			±100	μΑ	
IOZPD		$\frac{V_{CC}}{OE}$ = 1.5 V to 0, V _O = OE = don't care	0.5 V to 3 V,			±100*			±100	μΑ	
			Outputs high			0.19			0.19		
lcc		$V_{CC} = 3.6 V, I_{O} = 0,$ V ₁ = V _{CC} or GND	Outputs low			5			5	mA	
			Outputs disabled			0.19			0.19		
∆ICC§		V_{CC} = 3 V to 3.6 V, On Other inputs at V _{CC} or				0.2			0.2	mA	
Ci		V _I = 3 V or 0			3			3		pF	
Co		V _O = 3 V or 0			9			9		pF	

* On products compliant to MIL-PRF-38535, this parameter is not production tested.

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C. [‡] This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another. § This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

		SN54LVTH162374				SN74LVTH162374					
			= ۷ _{CC} ± 0.3	3.3 V 3 V	V _{CC} =	2.7 V	= ۷ _{CC} ± 0.3	3.3 V 3 V	V _{CC} =	2.7 V	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock frequency			160		160		160		160	MHz
tw	Pulse duration, CLK high or low	_	3		3.3		3		3		ns
t _{su}	Setup time, data before $CLK\uparrow$	High or low	2.8		3.2		1.8		2		ns
th	Hold time, data after $CLK\uparrow$	High or low	1.2		0.5		0.8		0.1		ns



SN54LVTH162374, SN74LVTH162374 3.3-V ABT 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS SCBS262I – JULY 1993 – REVISED APRIL 1999


switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

		SN54LVTH162374				SN74LVTH162374						
PARAMETER	FROM (INPUT)	TO (OUTPUT)		V _{CC} = 3.3 V ± 0.3 V V _{CC} =		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V			V _{CC} = 2.7 V	
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN	MAX	
f _{max}			160		160		160			160		MHz
^t PLH	CLK	Q	1.4	6.6		7.4	2	3.4	5.3		6.2	ns
^t PHL	OLK	ý	1.4	5.8		6	2.2	3.3	4.9		5.1	115
^t PZH	OE	Q	1	6.6		7.4	1.8	3.5	5.6		6.9	ns
^t PZL	ÛE	ý	1.4	6		6.8	1.8	3.5	4.9		6	115
^t PHZ	ŌĒ	Q	1	6.6		7.4	2.4	4.2	5.4		5.7	ns
^t PLZ		ý	1.4	6		6	2	3.8	5		5.1	115
^t sk(o)									0.5			ns

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C.



SCBS262I - JULY 1993 - REVISED APRIL 1999



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_r \leq 2.5 ns, t_f \leq 2.5 ns.

D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated