SCAS520E - AUGUST 1995 - REVISED JANUARY 2000

- Inputs Are TTL-Voltage Compatible
- **EPIC** ™ (Enhanced-Performance Implanted CMOS) 1-µm Process
- **Package Options Include Plastic** Small-Outline (DW) Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK) and Flatpacks (W), and Standard Plastic (N) and Ceramic (J) DIPs


description

The 'ACT74 dual positive-edge-triggered devices are D-type flip-flops.


A low level at the preset (\overline{PRE}) or clear (\overline{CLR}) input sets or resets the outputs, regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the data (D) input meeting the setup-time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at D can be changed without affecting the levels at the outputs.

The SN54ACT74 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ACT74 is characterized for operation from -40°C to 85°C.

SN54ACT74 ... J OR W PACKAGE SN74ACT74 ... D, DB, N, OR PW PACKAGE (TOP VIEW)



SN54ACT74...FK PACKAGE (TOP VIEW)



NC - No internal connection

FUNCTION TABLE (each flip-flop)

	INP	UTS		OUTI	PUTS
PRE	CLR	CLK	D	Q	Q
L	Н	Х	Х	Н	L
Н	L	X	Χ	L	Н
L	L	X	Χ	н†	H [†]
Н	Н	\uparrow	Н	Н	L
Н	Н	\uparrow	L	L	Н
Н	Н	L	Χ	Q_0	\overline{Q}_0

[†]This configuration is unstable; that is, it does not persist when either PRE or CLR returns to its inactive (high) level.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


EPIC is a trademark of Texas Instruments Incorporated



SN54ACT74, SN74ACT74 **DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS** WITH CLEAR AND PRESET


SCAS520E - AUGUST 1995 - REVISED JANUARY 2000

logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, DB, J, N, PW, and W packages.

logic diagram, each flip-flop (positive logic)





SN54ACT74, SN74ACT74 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET

SCAS520E - AUGUST 1995 - REVISED JANUARY 2000

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}		–0.5 V to 7 V
Input voltage range, V _I (see Note 1)		$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Output voltage range, VO (see Note 1)		$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)		±20 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CO}	C)	±20 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})		±50 mA
Continuous current through V _{CC} or GND		±200 mA
Package thermal impedance, θ_{JA} (see Note 2):	: D package	86°C/W
	DB package	96°C/W
	N package	80°C/W
	PW package	113°C/W
Storage temperature range, T _{stg}		–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 3)

		SN54ACT74		SN74A	CT74	UNIT
		MIN	MAX	MIN	MAX	UNII
Vcc	Supply voltage	4.5	5.5	4.5	5.5	V
VIH	High-level input voltage	2		2		V
V _{IL}	Low-level input voltage		0.8		0.8	V
٧ _I	Input voltage	0	VCC	0	VCC	V
Vo	Output voltage	0	VCC	0	VCC	V
IOH	High-level output current		-24		-24	mA
loL	Low-level output current		24		24	mA
Δt/Δν	Input transition rise or fall rate	0	8	0	8	ns/V
T _A	Operating free-air temperature	<i>–</i> 55	125	-40	85	°C

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



SN54ACT74, SN74ACT74 **DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS** WITH CLEAR AND PRESET

SCAS520E - AUGUST 1995 - REVISED JANUARY 2000

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETER	TEST CONDITIONS	T.,	Т	A = 25°C	;	SN54ACT74		SN74ACT74		LINIT	
PARAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
	Jan - 60 uA	4.5 V	4.4	4.49		4.4		4.4			
	$I_{OH} = -50 \mu\text{A}$	5.5 V	5.4	5.49		5.4		5.4			
\/a	Jan - 24 mA	4.5 V	3.86			3.7		3.76		V	
VOH	I _{OH} = -24 mA	5.5 V	4.86			4.7		4.76		V	
	I _{OH} = -50 mA [†]	5.5 V				3.86					
	I _{OH} = -75 mA [†]	5.5 V						3.85			
	I _{OL} = 50 μA	4.5 V		0.001	0.1		0.1		0.1		
		5.5 V		0.001	0.1		0.1		0.1		
\/		4.5 V			0.36		0.5		0.44	V	
VOL		5.5 V			0.36		0.5		0.44		
	I _{OL} = 50 mA [†]	5.5 V					1.65			1	
	I _{OL} = 75 mA [†]	5.5 V							1.65		
lį	V _I = V _{CC} or GND	5.5 V			±0.1		±1		±1	μΑ	
lcc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			2		40		20	μΑ	
ΔI _{CC} ‡	One input at 3.4 V, Other inputs at GND or V _{CC}	5.5 V		0.6			1.6		1.5	mA	
Ci	V _I = V _{CC} or GND	5 V		3						pF	

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 2 ms.

timing characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

			$T_A = 2$	25°C	SN54A	CT74	SN74A	CT74	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
fclock	Clock frequency		0	145	0	145	0	145	MHz
	t _W Pulse duration	PRE or CLR low	5		7		6		20
ιW		CLK	5		7		6		ns
	Octor Considerate before OLKA	Data	3		4		3.5		no
t _{su} s	Setup time, data before CLK↑ PRE or CLR inactive		0		0.5		0		ns
t _h	Hold time, data after CLK↑		1		1		1		ns

switching characteristics over recommended operating free-air temperature (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	T _A = 25°C			MIN	BAAV	UNIT
	(1141 01)	(00.1.01)	MIN	TYP	MAX	IVIIIV	MAX	
f _{max}			145	210		85		MHz
t _{PLH}	PRE or CLR	0 0 1 0	1	5.5	9.5	1	11.5	nc
t _{PHL}	PRE OF CLR	Q or Q	1	6	10	1	12.5	ns
t _{PLH}	CLK	0 or 0	1	7.5	11	1	14	ns
t _{PHL}	OLK	Q or Q	1	6	10	1	12	115



[‡] This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V_{CC}.


switching characteristics over recommended operating free-air temperature (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	T,	4 = 25°C	;	MIN	MAX	UNIT
	(1141 01)		MIN	TYP	MAX	IVIIIV		
fmax			145	210		125		MHz
^t PLH	PRE or CLR	Q or $\overline{\mathbb{Q}}$	3	5.5	9.5	2.5	10.5	ns
^t PHL	PRE OF CLR		3	6	10	3	11.5	115
^t PLH	CLK	Q or Q	4	7.5	11	4	13	nc
t _{PHL}	OLN	QUIQ	3.5	6	10	3	11.5	ns

operating characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

PARAMETER		TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	$C_L = 50 \text{ pF}, f = 1 \text{ MHz}$	45	pF

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_I includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_f \leq 2.5$ ns, $t_f \leq 2.5$ ns.
- C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated