- 'ALS174 and 'AS174 Contain Six Flip-Flops With Single-Rail Outputs
- 'ALS175, SN54AS175A, and SN74AS175B Contain Four Flip-Flops With Double-Rail Outputs
- Buffered Clock and Direct-Clear Inputs
- Applications Include:
 - Buffer/Storage Registers
 - Shift Registers
 - Pattern Generators
- Fully Buffered Outputs for Maximum Isolation From External Disturbances ('AS Only)
- Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs


description

These positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic. All have a direct-clear ($\overline{\text{CLR}}$) input, and the 'ALS175, SN54AS175A, and SN74AS175B feature complementary outputs from each flip-flop.

Information at the data (D) inputs meeting the setup-time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock (CLK) input is at either the high or low level, the D-input signal has no effect at the output.

These circuits are fully compatible for use with most TTL circuits.

The SN54ALS174, SN54ALS175, SN54AS174, and SN54AS175A are characterized for operation over the full military temperature range of -55° C to 125°C. The SN74ALS174, SN74ALS175, SN74AS174, and SN74AS175B are characterized for operation from 0°C to 70°C.



SN54ALS174, SN54AS174...FK PACKAGE (TOP VIEW)

	OCCLR CCLR OCC	
1		
1D	3 2 1 20 19 4 1	8 🛛 6D
2D	5 1	7 🚺 5D
1D 2D NC 2Q 3D	6 1	6 🛛 NC
2Q	7 1	5 🚺 5Q 4 🗌 4D
3D		4 🚺 4 D
	CLK CLK 40	

SN54ALS175, SN54AS175A... J PACKAGE SN74ALS175, SN74AS175B... D OR N PACKAGE

,	10	r vii	_ * *)	
CLR 1Q 1Q 1D 2D 2Q GND	2 3 4 5 6	σ	16 15 14 13 12 11 10 9	V _{CC} 4Q 4Q 4D 3D 3Q 3Q
	_			

SN54ALS175A, SN54AS175A...FK PACKAGE (TOP VIEW)

1	
1Q 1D NC 2D 2Q	4 1 20 19 4 18 4 Q
1D] 5 17 [4D
NC]6 16 NC
2D]7 15 [] 3D
2 <mark>Q</mark>] 7 15 3D] 8 14 3Q
ľ	GND GND CLK CLK

NC - No internal connection

Copyright © 1995, Texas Instruments Incorporated


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



	FUNCTION TABLE (each flip-flop)							
	INPUTS		OUT	PUTS				
CLR	CLK	D	Q	<u>a</u> t				
L	Х	Х	L	Н				
н	\uparrow	Н	н	L				
н	\uparrow	L	L	Н				
н	L	Х	Q ₀	\overline{Q}_0				


[†] 'ALS175, SN54AS175A, and SN74AS175B only

logic symbols[‡]




[‡] These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, J, and N packages.

logic diagrams (positive logic)



To Five Other Channels

Pin numbers shown are for the D, J, and N packages.



To Three Other Channels



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V _{CC}	
Input voltage, V _I	
Operating free-air temperature range, T _A : SN54ALS174, SN54ALS175	-55°C to 125°C
SN74ALS174, SN74ALS175	0°C to 70°C
Storage temperature range	-65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

			-	54ALS1 54ALS1		SN74ALS174 SN74ALS175		UNIT	
			MIN	NOM	MAX	MIN	NOM	MAX	
VCC	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage		2			2			V
VIL	Low-level input voltage				0.8			0.8	V
ЮН	High-level output current				-0.4			-0.4	mA
IOL	Low-level output current				4			8	mA
fclock	Clock frequency		0		40	0		50	MHz
		CLR low	15			10			
tw	Pulse duration	CLK high	12.5			10			ns
		CLK low	12.5			10			
4		Data	15			10			
t _{su}	Setup time before CLK [↑]	CLR inactive	8			6			ns
t _h	Hold time, data after CLK^\uparrow		0			0			ns
TA	Operating free-air temperature		-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST C	TEST CONDITIONS		SN54ALS174 SN54ALS175			SN74ALS174 SN74ALS175		
		1		MIN	typ‡	MAX	MIN	TYP [‡]	MAX	
VIK		$V_{CC} = 4.5 V,$	l _l = –18 mA			-1.5			-1.5	V
VOH		V _{CC} = 4.5 V to 5.5 V,	$I_{OH} = -0.4 \text{ mA}$	V _{CC} -2			V _{CC} -2	2		V
Vei		V _{CC} = 4.5 V	I _{OL} = 4 mA		0.25	0.4		0.25	0.4	V
VOL		VCC = 4.5 V	I _{OL} = 8 mA					0.35	0.5	v
lj		V _{CC} = 5.5 V,	$V_{I} = 7 V$			0.1			0.1	mA
Чн		V _{CC} = 5.5 V,	V _I = 2.7 V			20			20	μΑ
1	All others		VI = 0.4 V			-0.1			-0.1	mA
ΊL	CLK	V _{CC} = 5.5 V,	V] = 0.4 V			-0.15				ША
lO§		V _{CC} = 5.5 V,	V _O = 2.25 V	-20		-112	-30		-112	mA
1	'ALS174		See Note 1		11	19		11	19	
ICC	'ALS175	$V_{CC} = 5.5 V,$	See Note 1		8	14		9	14	mA

[‡] All typical values are at V_{CC} = 5 V, $T_A = 25^{\circ}$ C.

§ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS. NOTE 1: ICC is measured with D inputs and CLR grounded, and CLK at 4.5 V.



switching characteristics (see Figure 1)

PARAMETER	FROM	то	۷(C _I R _I T	UNIT			
	(INPUT)	(OUTPUT)	SN54ALS174 SN54ALS175		SN74ALS174 SN74ALS175		
			MIN	MAX	MIN	MAX	1
fmax			40		50		MHz
^t PLH	CLR	Any Q ('ALS175)	3	20	5	18	ns
^t PHL	CLR	Any Q	5	30	8	23	115
^t PLH	CLK	Any Q	3	20	3	15	ns
^t PHL		(or Q, 'ALS175)	5	24	5	17	115

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[‡]

Supply voltage, V _{CC}	
Input voltage, V _I	
Operating free-air temperature range, TA: SN54AS174	4, SN54AS175A –55°C to 125°C
SN74AS174	4, SN74AS175B 0°C to 70°C
Storage temperature range	−65°C to 150°C

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

					N54AS17 54AS17	-	SN74AS174 SN74AS175B		UNIT	
				MIN	NOM	MAX	MIN	NOM	MAX	
VCC	Supply voltage			4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	ge		2			2			V
VIL	Low-level input voltag	je				0.8			0.8	V
ЮН	High-level output curr	ent				-2			-2	mA
IOL	Low-level output curre	ent				20			20	mA
fclock*	Clock frequency			0		100	0		100	MHz
		CLR low		5.5			5			
		CLK high		4			4			
tw*	Pulse duration		'AS174	6			6			ns
		CLK low	SN54AS175A, SN74AS175B	5			5			
			'AS174	4			4			
t _{su} *	Setup time before CLK↑	Data	SN54AS175A, SN74AS175B	3			3			ns
		CLR inactive	e	6			6			
t _h *	Hold time, data after	CLKÎ		1			1			ns
Тд	Operating free-air ten	Operating free-air temperature				125	0		70	°C

* On products compliant to MIL-STD-883, Class B, this parameter is based on characterization data but is not production tested.



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CC	TEST CONDITIONS		SN54AS174 SN54AS175A			SN74AS174 SN74AS175B		
					TYP [†]	MAX	MIN	түр†	MAX	
VIK		V _{CC} = 4.5 V,	l _l = -18 mA			-1.2			-1.2	V
VOH		V _{CC} = 4.5 V to 5.5 V,	$I_{OH} = -2 \text{ mA}$	V _{CC} -2	2		V _{CC} -2			V
VOL		V _{CC} = 4.5 V,	I _{OL} = 20 mA		0.35	0.5		0.35	0.5	V
lj –		V _{CC} = 5.5 V,	$V_{I} = 7 V$			0.1			0.1	mA
Iн		V _{CC} = 5.5 V,	VI = 2.7 V			20			20	μΑ
۱ _{IL}		V _{CC} = 5.5 V,	V _I = 0.4 V			-0.5			-0.5	mA
lo‡		V _{CC} = 5.5 V,	V _O = 2.25 V	-30		-112	-30		-112	mA
	′AS174		See Note 2		30	45		30	45	٣A
lcc	SN54AS175A, SN74AS175B	V _{CC} = 5.5 V,	See Note 2		22.5	34		22.5	34	mA

[†] All typical values are at V_{CC} = 5 V, T_A = 25°C.

[‡] The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I_{OS}. NOTE 2: I_{CC} is measured with D inputs, CLR, and CLK grounded.

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	ν ₍ C _L R _L Τρ	UNIT			
				SN54AS174		SN74AS174	
			MIN	MAX	MIN	MAX	
fmax*			100		100		MHz
^t PHL	CLR	Any Q	5	15	5	14	ns
^t PLH	CLK	Any Q	3.5	9.5	3.5	8	ns
^t PHL	ULK	Ally Q	4.5	11.5	4.5	10	115


* On products compliant to MIL-STD-883, Class B, these parameters are based on characterization data but are not production tested. § For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	то (оитрит)	V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R _L = 500 Ω, T _A = MIN to MAX§				UNIT
			SN54AS175A		SN74AS175B		
			MIN	MAX	MIN	MAX	
^f max*			100		100		MHz
^t PLH	CLR	Any Q or \overline{Q}	4	10	4	9	ns
^t PHL			4.5	15	4.5	13	
tPLH	CLK	Any Q or \overline{Q}	4	8.5	3	7.5	ns
^t PHL			4	11	3	10	

* On products compliant to MIL-STD-883, Class B, this parameter is based on characterization data but is not production tested. § For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.





NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
- D. All input pulses have the following characteristics: $PRR \le 1$ MHz, $t_r = t_f = 2$ ns, duty cycle = 50%.
- E. The outputs are measured one at a time with one transition per measurement.
 - Figure 1. Load Circuits and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated