SN54AHCT174, SN74AHCT174 **HEX D-TYPE FLIP-FLOPS** WITH CLEAR

SCLS419E - JUNE 1998 - REVISED JANUARY 2000

SN54AHCT174 ... J OR W PACKAGE **EPIC[™]** (Enhanced-Performance Implanted SN74AHCT174 ... D, DB, DGV, N, OR PW PACKAGE **CMOS)** Process (TOP VIEW) Inputs Are TTL-Voltage Compatible **Contain Six Flip-Flops With Single-Rail** CLR 1 16 J ∨_{CC} **Outputs** 1Q [2 15] 6Q 1D 🛛 3 14 6D **Applications Include:** 2D 4 13 5D Buffer/Storage Registers 2Q 🛛 5 12 5Q Shift Registers 3D 🛛 6 11 🛛 4D Pattern Generators 3Q 🛙 7 10 4Q Latch-Up Performance Exceeds 250 mA Per GND 8 9 CLK JESD 17 **ESD Protection Exceeds JESD 22** - 2000-V Human-Body Model (A114-A) SN54AHCT174 ... FK PACKAGE - 200-V Machine Model (A115-A) (TOP VIEW) 1000-V Charged-Device Model (C101) CLR NC SOC SOC **Package Options Include Plastic** Small-Outline (D), Shrink Small-Outline 3 2 1 20 19 (DB), Thin Very Small-Outline (DGV), Thin 18 1D [6D Δ Shrink Small-Outline (PW), and Ceramic 5 17 2D 5D Flat (W) Packages, Ceramic Chip Carriers NC 6 16 NC (FK), and Standard Plastic (N) and Ceramic 2Q 7 [] 5Q 15 (J) DIPs 3D 8 14 🛛 4D 9 10 11 12 13 g

description

These monolithic positive-edge-triggered D-type flip-flops have a direct clear (CLR) input.

Information at the data (D) inputs meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going edge of CLK. When CLK is at either the high or low level, the D input has no effect at the output.

NC - No internal connection

The SN54AHCT174 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74AHCT174 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE (each flip-flop)								
	OUTPUT							
CLR	CLK	D	Q					
L	Х	Х	L					
н	\uparrow	Н	н					
н	Ŷ	L	L					
н	L	Х	Q ₀					



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of texas instruments standard warranty. Production processing does not necessarily include testing of all




Copyright © 2000, Texas Instruments Incorporated

1

SN54AHCT174, SN74AHCT174 HEX D-TYPE FLIP-FLOPS WITH CLEAR


SCLS419E – JUNE 1998 – REVISED JANUARY 2000

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, DB, DGV, J, N, PW, and W packages.

logic diagram (positive logic)



To Five Other Channels

Pin numbers shown are for the D, DB, DGV, J, N, PW, and W packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[‡]

Supply voltage range, V_{CC} Input voltage range, V_I (see Note 1) Output voltage range, V_O (see Note 1) Input clamp current, I_{IK} ($V_I < 0$) Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_O$		0.5 V to 7 V 0.5 V to V _{CC} + 0.5 V 20 mA
Continuous output current, I _O (V _O = 0 to V _{CC} Continuous current through V _{CC} or GND Package thermal impedance, θ_{JA} (see Note 2) 	±25 mA ±50 mA
	DB package DGV package N package	
Storage temperature range, T _{stg}		

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51.



SN54AHCT174, SN74AHCT174 HEX D-TYPE FLIP-FLOPS WITH CLEAR

SCLS419E - JUNE 1998 - REVISED JANUARY 2000

recommended operating conditions (see Note 3)

		SN54AHCT174		SN74AH	CT174	UNIT
		MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage	4.5	5.5	4.5	5.5	V
VIH	High-level input voltage	2	Ŋ	2		V
VIL	Low-level input voltage		0.8		0.8	V
VI	Input voltage	0	5.5	0	5.5	V
Vo	Output voltage	0	VCC	0	VCC	V
ЮН	High-level output current	DNC	-8		-8	mA
IOL	Low-level output current	701	8		8	mA
$\Delta t/\Delta v$	Input transition rise or fall time	4	20		20	ns/V
ТА	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	Vee	T _A = 25°C			SN54AHCT174		SN74AHCT174		UNIT
PARAMETER	TEST CONDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
Maria	I _{OH} = -50 μA	4.5 V	4.4	4.5		4.4		4.4		V
Vон	I _{OH} = –8 mA	4.5 V	3.94			3.8		3.8		V
N/-	I _{OL} = 50 μA	4.5.1			0.1		0.1		0.1	M
VOL	I _{OL} = 8 mA	4.5 V			0.36	20	0.44		0.44	V
Ц	V _I = V _{CC} or GND	0 V to 5.5 V			±0.1	4	±1*		±1	μΑ
ICC	$V_I = V_{CC} \text{ or } GND, \qquad I_O = 0$	5.5 V			4	nc	40		40	μΑ
ΔI_{CC}^{\dagger}	One input at 3.4 V, Other inputs at V _{CC} or GND	5.5 V			1.35	PhO	1.5		1.5	mA
Ci	$V_{I} = V_{CC}$ or GND	5 V		2	10				10	pF

* On products compliant to MIL-PRF-38535, this parameter is not production tested at V_{CC} = 0 V.

[†] This is the increase in supply current for each input at one of the specified TTL voltage levels rather than 0 V or V_{CC}.

timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted)

				25°C	SN54AH	CT174	SN74AH	CT174	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
	Pulse duration	CLR low	5		5	6	5		
tw	Fuise duration	CLK high or low	5		5	N.	5		ns
	Setup time before CLK↑	Data	5		5	11F	5		
t _{su}	Setup time before CLK	CLR inactive	3.5		3.5		3.5		ns
th	Hold time, data after CLK↑		0		0		0		ns



switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

00			, (•	,															
PARAMETER	FROM	то	LOAD	T,	A = 25°0	2	SN54AH	CT174	SN74AH	CT174	UNIT									
FARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT									
f			C _L = 15 pF	100**	135**		80**		80		MHz									
f _{max}			C _L = 50 pF	80	115		65	Z	65											
^t PHL	CLR	Any Q	C _L = 15 pF		7.6**	10.4**	1**	13**	1	13	ns									
^t PLH	CLK	Any Q	C _I = 15 pF		5.8**	7.8**	1**	9**	1	9	ns									
^t PHL	ULK	Any Q	Ally Q	Ally Q	Ally Q	Ally Q	Ally Q	Ally Q		Any Q	Ally Q	0L = 13 pi		5.8**	7.8**	1**	9**	1	9	115
^t PHL	CLR	Any Q	C _L = 50 pF		8.1	11.4	$\mathcal{P}_{\mathcal{P}_{i}}$	13	1	13	ns									
^t PLH	CLK	Any Q	$C_1 = 50 \text{ pF}$		6.3	8.8	70,1	10	1	10	ns									
^t PHL		Any Q	C _L = 50 pF		6.3	8.8	Q 1	10	1	10	115									
^t sk(o)			C _L = 50 pF			1***				1	ns									

** On products compliant to MIL-PRF-38535, this parameter is not production tested.

*** On products compliant to MIL-PRF-38535, this parameter does not apply.

noise characteristics $V_{CC} = 5 V$, $C_L = 50 pF$, $T_A = 25^{\circ}C$ (see Note 4)

	PARAMETER			SN74AHCT174			
	FARAIVIETER	MIN	TYP	MAX	UNIT		
VOL(P)	Quiet output, maximum dynamic V _{OL}		0.8		V		
VOL(V)	Quiet output, minimum dynamic V _{OL}		-0.8		V		
VOH(V)	Quiet output, minimum dynamic V _{OH}	4			V		
VIH(D)	High-level dynamic input voltage	2			V		
VIL(D)	Low-level dynamic input voltage			0.8	V		

NOTE 4: Characteristics are for surface-mount packages only.

operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER	TEST CO	ONDITIONS	TYP	UNIT
Cpd	Power dissipation capacitance	No load,	f = 1 MHz	28	pF



O VCC **S**1 O Open $R_L = 1 k\Omega$ TEST From Output **S**1 From Output Test $\langle \Lambda \Lambda \rangle$ GND **Under Test** Point Under Test Open tPLH/tPHL C_L Vcc CL tPLZ/tPZL (see Note A) (see Note A) tPHZ/tPZH GND **Open Drain** Vcc LOAD CIRCUIT FOR LOAD CIRCUIT FOR **TOTEM-POLE OUTPUTS 3-STATE AND OPEN-DRAIN OUTPUTS** 3 V 1.5 V **Timing Input** 0 V tw th 3 V t_{su} 3 V 1.5 V 5 V Input 1.5 V 1.5 V **Data Input** • 0 V 0 V VOLTAGE WAVEFORMS **VOLTAGE WAVEFORMS** PULSE DURATION SETUP AND HOLD TIMES 3 V 3 V Output 1.5 V 1.5 V Input 1.5 1.5 V Control 0 V 0 V ^tPHL ^tPZL tрiн Output – v_{он} ≈VCC Waveform 1 In-Phase 50% V_{CC} 50% V_{CC} 50% V_{CC} , V<u>oL + 0.3 V</u> VOL S1 at V_{CC} Output - Vol (see Note B) K tPZH -- tPHZ tPHL -^tPLH Output VOH V_{OH} – 0.3 V^VOH Waveform 2 **Out-of-Phase** 50% V_{CC} 50% V_{CC} 50% V_{CC} S1 at GND Output ≈0 V - Vol (see Note B) VOLTAGE WAVEFORMS **VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES ENABLE AND DISABLE TIMES** INVERTING AND NONINVERTING OUTPUTS LOW- AND HIGH-LEVEL ENABLING

PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
 - Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_f \leq 3 ns, t_f \leq 3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated