SN54AHCT273, SN74AHCT273 OCTAL D-TYPE FLIP-FLOPS WITH CLEAR SCLS375D - JUNE 1997 - REVISED JANUARY 2000

- **EPIC[™]** (Enhanced-Performance Implanted SN54AHCT273 ... J OR W PACKAGE SN74AHCT273 . . . DB, DGV, DW, N, OR PW PACKAGE **CMOS) Process** (TOP VIEW) Inputs Are TTL-Voltage Compatible CLR 20 Vcc **Contain Eight Flip-Flops With Single-Rail** 1Q 2 19 8Q Outputs 1D 🛛 3 18 8D **Direct Clear Input** 2D 🛛 4 17 7D Individual Data Input to Each Flip-Flop 2Q 🛛 5 16 7Q **Applications Include:** 3Q 🛛 6 15 6Q Buffer/Storage Registers 3D 🛛 7 14 🛛 6D - Shift Registers 4D 🛛 8 13 5D - Pattern Generators 4Q 🛛 9 12 5Q Latch-Up Performance Exceeds 250 mA Per GND 🛛 11 CLK 10 **JESD 17** ESD Protection Exceeds JESD 22
- 2000-V Human-Body Model (A114-A)
- 200-V Machine Model (A115-A)
- 1000-V Charged-Device Model (C101)
- **Package Options Include Plastic** Small-Outline (DW), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) DIPs



		Δ	Ø	LL'	20	Ø		
	_	~	~	10	>	00		
							1	
2D 2Q 3Q 3D 4D	╘	3 1	2	1	20		18Ц	8D
2Q	<u>ا</u> (5						7D
3Q] (5					16 🛛	7Q
3D	D 7	7					15 🗌	6Q
4D] 8	3	4.0		4.0		14 🛛	6D
		9		11	12	13	1	
		a	Δ	×	a			,
		4 0	Z	С	5Q	50)	

description

•

These devices are positive-edge-triggered D-type flip-flops with a direct clear (CLR) input.

Information at the data (D) inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When CLK is at either the high or low level, the D input has no effect at the output.

The SN54AHCT273 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74AHCT273 is characterized for operation from -40°C to 85 °C.

FUNCTION TABLE (each flip-flop)								
	INPUTS	OUTPUT						
CLR	CLK	D	Q					
L	Х	Х	L					
н	\uparrow	Н	Н					
н	\uparrow	L	L					
н	L	Х	Q ₀					



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters




Copyright © 2000, Texas Instruments Incorporated

SN54AHCT273, SN74AHCT273 OCTAL D-TYPE FLIP-FLOPS WITH CLEAR


SCLS375D – JUNE 1997 – REVISED JANUARY 2000

logic symbol[†]




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



logic diagram, each flip-flop (positive logic)





SN54AHCT273, SN74AHCT273 **OCTAL D-TYPE FLIP-FLOPS** WITH CLEAR

SCLS375D - JUNE 1997 - REVISED JANUARY 2000

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Input voltage range, V _I (see Note 1) Output voltage range, V _O (see Note 1) Input clamp current, I_{IK} (V _I < 0) Output clamp current, I_{OK} (V _O < 0 or V _O > V _{CC} Continuous output current, I_O (V _O = 0 to V _{CC}) Continuous current through V _{CC} or GND	2): DB package DGV package DW package N package	$\begin{array}{c} -0.5 \ V \ to \ 7 \ V \\ to \ V_{CC} + 0.5 \ V \\ \dots \ -20 \ mA \\ \dots \ \pm20 \ mA \\ \dots \ \pm25 \ mA \\ \dots \ \pm25 \ mA \\ \dots \ \pm75 \ mA \\ \dots \ 575 \ mA \\ \dots \ 58^\circ C/W \\ \dots \ 58^\circ C/W \\ \dots \ 69^\circ C/W \end{array}$
Storage temperature range. Teta	PW package	83°C/W

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 3)

		SN54AHCT273		SN74AH	UNIT	
		MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage	4.5	5.5	4.5	5.5	V
VIH	High-level input voltage	2	Ŋ	2		V
VIL	Low-level input voltage		0.8		0.8	V
VI	Input voltage	0	5.5	0	5.5	V
VO	Output voltage	0	VCC	0	VCC	V
ЮН	High-level output current	200	-8		-8	mA
IOL	Low-level output current	30%	8		8	mA
$\Delta t/\Delta v$	Input transition rise or fall time	2	20		20	ns/V
TA	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCLS375D – JUNE 1997 – REVISED JANUARY 2000

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	Vee	Τį	λ = 25°C	;	SN54AH	CT273	SN74AH	CT273		
PARAMETER		Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX UNIT 0.1 V 0.44 V	UNIT	
Maria	I _{OH} = -50 μA	4.5 V	4.4	4.5		4.4		4.4			
Vон	I _{OH} = -8 mA	4.3 V	3.94			3.8	Ņ	3.8		V	
Max	I _{OL} = 50 μA	451			0.1		0.1		0.1	v	
VOL	I _{OL} = 8 mA	4.5 V			0.36		0.44		0.44		
l	$V_I = V_{CC}$ or GND	0 V to 5.5 V			±0.1		±1*		±1	μΑ	
ICC	$V_{I} = V_{CC} \text{ or GND}, I_{O} = 0$	5.5 V			4	$\eta_{n_{c}}$	40		40	μΑ	
∆I _{CC} ‡	One input at 3.4 V, Other inputs at V _{CC} or GND	5.5 V			1.35	OYd	1.5		1.5	mA	
Ci	$V_I = V_{CC}$ or GND	5 V		2.5	10				10	pF	

* On products compliant to MIL-PRF-38535, this parameter is not production tested at $V_{CC} = 0$ V.

[†] This is the increase in supply current for each input at one of the specified TTL voltage levels rather than 0 V or V_{CC}.

timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

			T _A =	25°C	SN54AH	CT273	SN74AH	CT273	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
A Dulas duration	CLR low	5		6	<u>^</u>	6		20	
tw	Pulse duration	CLK high or low	5		6.5	<u>(</u>)	6.5		ns
	Catura tima	Data before CLK1	5		57 IF		5		
t _{su}	Setup time	CLR before CLK↑	2.5		2,5		2.5		ns
t _h	Hold time, data after $CLK\uparrow$	-	0		0		0		ns

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	LOAD	T	A = 25°C	;	SN54AHCT273		SN74AH	ICT273	UNIT		
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT		
4			C _L = 15 pF	75**	120**		65**		65		MHz		
fmax			C _L = 50 pF	50	75		45	h	45		IVITIZ		
^t PHL	CLR	Q	CL = 15 pF		7.5**	10**	1**	11.6**	1	11.6	ns		
^t PLH	CLK	0	C _L = 15 pF		5.5**	7.5**	1**	8.8**	1	8.8	ns		
^t PHL	ULK	Q	Q	ŷ			5.8**	8.2**	1**	10**	1	10	10
^t PHL	CLR	Q	C _L = 50 pF		8.5	11	$\eta_{\eta_{c}}$	12.6	1	12.6	ns		
^t PLH	CLK	0	$C_{\rm L} = 50 \rm pE$		6.5	8.5	01	9.8	1	9.8	20		
^t PHL	ULK	Q	C _L = 50 pF		6.8	9.2	Q 1	11	1	11	ns		
^t sk(o)			C _L = 50 pF			1***				1	ns		

** On products compliant to MIL-PRF-38535, this parameter is not production tested.

*** On products compliant to MIL-PRF-38535, this parameter does not apply.



noise characteristics, V_{CC} = 5 V, C_L = 50 pF, T_A = 25°C (see Note 4)

	PARAMETER				
	PARAMETER	MIN TYP MAX			UNIT
V _{OL(P)}	Quiet output, maximum dynamic V _{OL}		0.76		V
VOL(V)	Quiet output, minimum dynamic V _{OL}		-0.48		V
VOH(V)	Quiet output, minimum dynamic V _{OH}	4.4			V
VIH(D)	High-level dynamic input voltage	2			V
V _{IL(D)}	Low-level dynamic input voltage			0.8	V

NOTE 4: Characteristics are for surface-mount packages only.


operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER	TEST CO	ONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	No load,	f = 1 MHz	27	pF



SN54AHCT273, SN74AHCT273 OCTAL D-TYPE FLIP-FLOPS WITH CLEAR

SCLS375D – JUNE 1997 – REVISED JANUARY 2000



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_f \leq 3 ns, t_f \leq 3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated