SCLS189C - FEBRUARY 1993 - REVISED APRIL 1996


- EPIC ™ (Enhanced-Performance Implanted CMOS) 2-µ Process
- Typical V_{OLP} (Output Ground Bounce)
 < 0.8 V at V_{CC}, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot)
 > 2 V at V_{CC}, T_A = 25°C
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), Ceramic Flat (W) Packages, Chip Carriers (FK), and (J) 300-mil DIPs

description


These dual positive-edge-triggered D-type flip-flops are designed for 2.7-V to 5.5-V $\rm V_{CC}$ operation.

A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the data (D) inputs meeting the setup-time requirements is transferred to the

SN54LV74 ... J OR W PACKAGE SN74LV74 ... D, DP, OR PW PACKAGE (TOP VIEW)



SN54LV74 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs.

The SN74LV74 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54LV74 is characterized for operation over the full military temperature range of -55° C to 125° C. The SN74LV74 is characterized for operation from -40° C to 85° C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.




SCLS189C - FEBRUARY 1993 - REVISED APRIL 1996

FUNCTION TABLE

	INP	UTS		OUTPUTS				
PRE	CLR	CLK	D	Q	Q			
L	Н	Х	Х	Н	L			
Н	L	X	Χ	L	Н			
L	L	X	Χ	H [†]	H [†]			
Н	Н	\uparrow	Н	Н	L			
Н	Н	\uparrow	L	L	Н			
Н	Н	L	Χ	Q ₀	\overline{Q}_0			


[†] This configuration is nonstable; that is, it does not persist when PRE or CLR returns to its inactive (high) level.

logic symbol†



 $[\]dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, DB, J, PW, and W packages.

logic diagram, each flip-flop (positive logic)



SCLS189C - FEBRUARY 1993 - REVISED APRIL 1996

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	
Input voltage range, V _I (see Note 1)	
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC})	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±25 mA
Continuous current through V _{CC} or GND	±50 mA
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 3): D package	1.25 W
	ge 0.5 W
Storage temperature range, T _{stg}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

- 2. This value is limited to 7 V maximum.
- 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.

recommended operating conditions (see Note 4)

				LV74	SN74	LV74	UNIT
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage		2.7	5.5	2.7	5.5	V
\/	High-level input voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2		2		V
VIH	r light-level input voltage	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	3.15		3.15		V
\/	Low-level input voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		8.0		0.8	V
VIL	Low-level input voltage	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		1.65		1.65	V
VI	Input voltage		0 4	Vcc	0	VCC	V
٧o	Output voltage		0	VCC	0	VCC	V
	High level output ourrent	V _{CC} = 2.7 V to 3.6 V	20	-6		-6	mA
IOH	High-level output current	V _{CC} = 4.5 V to 5.5 V	100	-12		-12	IIIA
	Low level entrut entrent	V _{CC} = 2.7 V to 3.6 V	6			6	A
IOL	Low-level output current	output current V _{CC} = 4.5 V to 5.5 V		12		12	mA
Δt/Δν	Input transition rise or fall rate		0	100	0	100	ns/V
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 4: Unused inputs must be held high or low to prevent them from floating.

SCLS189C - FEBRUARY 1993 - REVISED APRIL 1996

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST COL	UDITIONS	v +	SI	N54LV7	4	SI	N74LV74	1	UNIT
PARAMETER	TEST COI	ADITIONS	v _{cc} †	MIN	TYP	MAX	MIN	TYP	MAX	UNII
	I _{OH} = -100 μA	I _{OH} = -100 μA		V _{CC} - 0	.2		VCC - C).2		
Voн	I _{OH} = -6 mA		3 V	2.4			2.4			V
	I _{OH} = -12 mA		4.5 V	3.6			3.6			
	I _{OL} = 100 μA		MIN to MAX			0.2			0.2	
VOL	$I_{OL} = 6 \text{ mA}$ $I_{OL} = 12 \text{ mA}$		3 V		1	0.4			0.4	V
			4.5 V		9/2	0.55			0.55	
1.	Vi – Voe or CND		3.6 V		R	±1			±1	
l _I	$V_I = V_{CC}$ or GND		5.5 V		S	±1			±1	μΑ
las	Vi – Voe or CND	Jo - 0	3.6 V	0)	20			20	
lcc	$V_I = V_{CC}$ or GND	IO = 0	5.5 V	Q		20			20	μΑ
ΔICC	One input at V _{CC} – 0.6 V	Other inputs at VCC or GND	3 V to 3.6 V			500			500	μА
C.	Vi – Va e or CND		3.3 V		2.5			2.5		nE.
Ci	AI = ACC OL GMD	VI = VCC or GND			3			3		pF

[†] For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

					SN54LV74							
			V _{CC} :		V _{CC} = ± 0.		VCC =	2.7 V	UNIT			
			MIN	MAX	MIN	MAX	MIN	MAX				
fclock	Clock frequency		0	70	0	60	0	50	ns			
	Pulse duration, LE high	PRE or CLR low	15		20		25		ns			
t _W	Fuise duration, LE nigh	CLK high or low	15	a Di	20	~	25		115			
	Setup time data before CLIA	Data	6	PRO	8	OPIO	12		ns			
t _{su}	Setup time, data before CLK↑	PRE or CLR inactive	5	6K	6	. <	8		115			
t _h	Hold time, data after CLK↑	-	3		3		3		ns			

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

					SN74LV74							
		$V_{CC} = 5 \text{ V} $		UNIT								
			MIN	MAX	MIN	MAX	MIN	MAX				
f _{clock}	Clock frequency		0	70	0	60	0	50	ns			
	Pulse duration, LE high	PRE or CLR low	15		20		25		ns			
t _w	Fuise duration, LE niigh	CLK high or low	15		20		25		115			
	Cation time data hatara CLK	Data	6		8		12		ns			
t _{su}	Setup time, data before CLK↑	PRE or CLR inactive	5		6		8		115			
t _h	Hold time, data after CLK↑		3		3		3		ns			

SCLS189C - FEBRUARY 1993 - REVISED APRIL 1996

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

						SN54	LV74				
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} :	= 5 V ±	0.5 V	V _{CC} =	3.3 V ±	0.3 V	V _{CC} =	= 2.7 V	UNIT
	(1111 01)	(0011 01)	MIN	TYP	MAX	MIN	TYP	MAX	-\MIN	MAX	
f _{max}			70	100	2017	60	90	201	50		MHz
	PRE or CLR	0.07.		11,	19		18	27	7/1/2	34	ns
^t pd	CLK	Q or Q		10	17		17	26		28	115


switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER						SN74	1LV74				
	FROM (INPUT)	TO (OUTPUT)	VCC :	= 5 V ±	0.5 V	VCC =	3.3 V ±	0.3 V	V _{CC} = 2.7 V		UNIT
	(1141 01)	(0011 01)	MIN	TYP	MAX	MIN	TYP	MAX	MIN	MAX	
f _{max}			70	100		60	90		50		MHz
t _{and}	PRE or CLR	Q or $\overline{\mathbb{Q}}$		11	19		18	27		34	ns
^t pd	CLK	QUQ		10	17		17	26		28	113

operating characteristics, T_A = 25°C

	PARAMETER	TEST CONDITIONS	VCC	TYP	UNIT
O Deven dissipation paragitant and file flor	C. 50 = 5 40 MH=	3.3 V	32	pF	
Cpd	Power dissipation capacitance per flip-flop	$C_L = 50 \text{ pF}, \qquad f = 10 \text{ MHz}$	5 V	68	PΕ

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_Q = 50~\Omega$, $t_\Gamma \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated