

Data sheet acquired from Harris Semiconductor SCHS090

# **CD4572UB Types**

# J=Ā 1 16 V<sub>DD</sub> K=B 3 15 H L=C+D 5 12 F C 7 10 E VSS 9 M=E FUNCTIONAL DIAGRAM

# **CMOS Hex Gate**


Four Inverters, One 2-Input NOR Gate, One 2-Input NAND Gate

#### Features:


- Pin 7 NOR input positioned adjacent
- to V<sub>SS</sub> for easy use of gate as an inverter Pin 15 NAND input positioned adjacent to V<sub>DD</sub> for easy use of gate as an inverter
- Standard symmetrical output characteristics
- 100% tested for quiescent current at 20 V
- Maximum input current of 1 μA at 18 V over full package-temperature range: 100 nA at 18 V and 25° C
- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"

■CD4572UB Hex Gate provides the system designer with direct implementation of inverter, NAND, and NOR functions and supplements the existing family of CMOS gates.

The CD4572UB devices meet all requirements of JEDEC Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices."



The CD4572UB types are supplied in 16-lead dual-in-line ceramic packages (D and F suffixes), a 16-lead dual-in-line plastic package (E suffix), and in chip form (H suffix).



TERMINAL ASSIGNMENT




Fig. 1 - Schematic diagram of one of four identical inverters.




Fig. 2 - Schematic diagram for the 2-input NOR gate.





Fig. 3 - Schematic diagram for the 2-input NAND gate.



#### **RECOMMENDED OPERATING CONDITIONS**

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIN	UNITS	
CHARACTERISTIC	Min.	Max.	011113
Supply-Voltage Range (For T <sub>A</sub> =Full Package-Temperature Range)	3	18	V

Les Salars

on a fire of the miles of the second of the leader of the second of the

#### STATIC ELECTRICAL CHARACTERISTICS

	CONDITIONS										
CHARACTERISTIC	vo	(V) VIN	V <sub>DD</sub> (V)	LIMITS AT INDICATED TEMPERATURES (°C)					UNITS		
	(v)			1				+25			
				-55	-40	+85	+125	Min.	Тур.	Max.	]
	T — 1	0, 5	5	0.25	0.25	7.5	7.5	_	0.01	0.25	μΑ
Quiescent Device	-	0, 10	10	0.5	0.5	15	15	_	0.01	0.5	
Current, IDD Max.		0, 15	15	1	1	30	30		0.01	1	
	-	0, 20	20	5	5	150	150	_	0.02	5	
Output Low	0.4	0, 5	5	0.64	0.61	0.42	0.36	0.51	1	_	
(Sink) Current	0.5	0, 10	10	1.6	1.5	1,1	0.9	1.3	2.6		
IoL Min.	1.5	0, 15	15	4.2	4	2.8	2.4	3.4	6.8	_	
Output High	4.6	0, 5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	_	- mA
(Source)	2.5	0, 5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	_	1110
Current,	9.5	0, 10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	<u> </u>	
I <sub>OH</sub> Min.	13.5	0, 15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8	_	
Output Voltage:		0, 5	5	0.05 0.05 0.05				0	0.05	<u>.</u>	
Low-Level,		0, 10	10				_	0	0.05		
Vol Max.		0, 15	15					0	0.05		
Output Voltage:		0, 5	5	4.95		4.95	5				
High-Level,	[ <u> </u>	0, 10	10		9.9	95		9.95	10	_	
V <sub>OH</sub> Min.		0, 15	15 14.95	14.95	15	_	l <sub>v</sub>				
Input Low	0.5, 4.5	_	5		1			_		1	•
Voltage,	1, 9		10		2				_	2	
V <sub>IL</sub> Max.	1.5, 13.5	_	15		2.	5				2.5	
Input High	0.5, 4.5	_	5	4			4		_		
Voltage,	1, 9		10	8			8				
V <sub>IH</sub> Min.	1.5, 13.5		15	12.5			12.5				
Input Current, I <sub>IN</sub> Max.		0, 18	18	±0.1	±0.1	±1	±1	_	±10 <sup>-5</sup>	±0.1	μΑ

# DYNAMIC ELECTRICAL CHARACTERISTICS at TA=25° C, Input $t_r, t_f$ =20 ns, CL=50 pF, RL=200 K $\Omega$

CHARACTERISTIC	SYMBOL	TEST CONDITIONS		UNITS			
		V <sub>DD</sub> (V)	Min.	Тур.	Max.	JUNITS	
		5		100	200		
Propagation Delay Time	t <sub>PHL</sub> , t <sub>PLH</sub>	10		55	110	ns	
		15		40	85		
Transition Time	t <sub>THL</sub> , t <sub>TLH</sub>	5		100	200		
		10	_	50	100		
		15	1 –	40	80		
Input Capacitance	Cin	Any Input	1 –	10	15	pF	




Fig. 4 - Typical output low (sink) current characteristics.




Fig. 6 - Typical output high (source) current characteristics.




Fig. 8 - Minimum and maximum inverter voltage transfer characteristics.




Fig. 5 - Minimum output low (sink) current characteristics.




Fig. 7 - Minimum output high (source) current characteristics.




Fig. 9 - Typical inverter voltage transfer characteristics as a function of temperature.




Fig. 10 - Typical inverter current and voltage transfer characteristics.




Fig. 12 - Typical transition time vs. load capacitance.




Fig. 14 - Typical dynamic power dissipation vs. frequency.




Fig. 16 - Quiescent device current test circuit.





Fig. 17 - Noise immunity test circuit.



92CS-29829
Fig. 11 - Typical propagation delay time as a function of load capacitance.




Fig. 13 - Typical propagation delay time vs. supply voltage.




Fig. 15 - Variation of normalized propagation delay time (tehl and telh) with supply voltage.




Fig. 18 - Input leakage current test circuit.





Fig. 19 - Transition times and propagation delay times, combination logic.



Dimensions and pad layout for CD4572UBH.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10<sup>-3</sup> inch).

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated