EXAS NSTRUMENTS

Data sheet acquired from Harris Semiconductor SCHS029

CMOS Quad AND/OR Select Gate

High-Voltage Types (20-Volt Rating)

CD4019B types consist of four AND/OR select gate configurations, each consisting of two 2-input AND gates driving a single 2-input OR gate. Selection is accomplished by control bits Ka and Kb. In addition to selection of either channel A or channel B information, the control bits can be applied simultaneously to accomplish the logical A + B function.

The CD4019B types are supplied in 16-lead hermetic dual-in-line ceramic packages (D and F suffixes), 16-lead dual-in-line plastic packages (E suffix), and in chip form (H suffix).

MAXIMUM RATINGS, Absolute-Maximum Values:


Features:

- Medium-speed operation
- ... tpHL = tpLH = 60 ns (typ.) at CL = 50 pF, VDD = 10 V
- Standardized, symmetrical output characteristics

100% tested for quiescent current at 20 V

- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 138, "Standard Specifications for Description of 'B' Series CMOS Devices'
- Maximum input current of 1 µA at 18 V over full package-temperature range; 100 n A at 18 V and 25°C
- Noise margin (full package-temperature range) =

1 V at VDD = 5 V 2 V at VDD = 10 V 2.5 V at VDD = 15 V



CD4019B Types

la Iv_{SS} 9205-25036 CD4019B FUNCTIONAL DIAGRAM

Applications:

- . AND-OR select gating
- Shift-right/shift-left registers
- **True/complement selection**
- AND/OR/Exclusive-OR selection

DC SUPPLY-VOLTAGE RANGE, (V _{DD})	
Voltages referenced to V _{SS} Terminal)	0.5V to +20V
INPUT VOLTAGE RANGE, ALL INPUTS	
DC INPUT CURRENT, ANY ONE INPUT	
POWER DISSIPATION PER PACKAGE (PD):	
For $T_A = -55^{\circ}C$ to $+100^{\circ}C$	
For T _A = +100°C to +125°C Derate Linearity at 12	
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	
FOR TA = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)	
OPERATING-TEMPERATURE RANGE (TA)	55°C to +125°C
STORAGE TEMPERATURE RANGE (Tsta)	65°C to +150°C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance 1/16 ± 1/32 inch (1.59 ± 0.79mm) from case for 10s max	

TERM	INAL DI Top Vie		AM
84 — A3 —	1 2	16	V _{DD}
83	3 · · · · · · · · · · · · · · · · · · ·	14	Kb D4 = A4 Ka + B4 Kb D3=A3 Ka + B3 Kb


D2=A2Ke+B2Kb DI=AlKa+BIKb

9205-2446

Bn Dn Kb Ka An X X Û 1 1 1 0 0 0 0 X 1 1 1 XX 0 0 0 1 0 0 X 0 0 0 0 1 1 0 1 1 1 1 1 1 1 0 1 1 1 1 1 1 X = Don't Care VDD

o

TRUTH TABLE



RECOMMENDED OPERATING CONDITIONS For maximum reliability, nominal operating

conditions should be selected so that operation is always within the following ranges:


v 1948 a	CHARACTERISTIC	V _{DD} (V)	Min.	Max.	Units
	Supply Voltage Plange		1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1		
	(For T _A = Full Package Temperature Range)	-	3	18	v

Fig. 1-Logic diagram.

3-62


STATIC ELECTRICAL CHARACTERISTICS

CHARAC-	CONDITIONS			LIMITS AT INDICATED TEMPEDATURES (00)							
TERISTIC	V _O (V)	V _{IN}		-55	-40	+85	+125	Min.	+25		T S
		0.5	5	-00	1	30	30	SAILLI.	Typ.	Max.	13
Quiescent Device		0,10	10	2	2	60	60	_	0.02	1	μA
Current, IDD	-	0,15	15	4	4	120	120		0.02	4	
Max.	-	0,20	20	20	20	600	600	··· ··	0.02	20	
Output Low (Sink)	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1	."	
Current	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	-	1
IOL Min.	1.5	0,15	15	4.2	4	2.8	2.4	3.4	6.8	-	1
Output High	4.6	0,5	5	-0.64	0.61	-0.42	-0.36	-0.51	-1	_	m/
(Source)	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	-	
Current,	9.5	0,10	10	-1.6	-1.5	-1.1		-1.3	-2.6		
IOH Min.	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8		
Output Voltage:	-	0,5	5	0.05			_	0	0.05		
Low-Level,	_	0,10	10	0.05					0.05		
VOL Max.		0,15	15	0.05			-	0	0.05		
Output Voltage:	_	0,5	5	4.95			4.95	5	_		
High-Level,	-	0,10	10	9.95			9.95	10	-		
V _{OH} Min.	-	0,15	15	14.95				14.95	15		
Input Low Voltage, V _{IL} Max. Input High Voltage, V _{IH} Min.	0.5,4.5	_	5	1.5				_	_	1.5	
	1,9	_	10	3				-	—	3	
	1.5,13.5	-	15	4			-	-	4],	
	0.5,4.5		5	3.5				3.5	_	—	ľ
	1,9	-	10	7			7	-	_	-	
	1.5,13.5	_	15	11				11	-		
Input Current ¹ IN Max.	_	0,18	18	±0.1	±0.1	±1	±1	. –	±10 ⁻⁵	±0.1	μΑ



3

COMMERCIAL CMOS HIGH VOLTAGE ICS








Fig. 7 — Propagation delay time as a function of load capacitance.











Fig. 6 — Typical transition time as a function of load capacitance.


DYNAMIC ELECTRICAL CHARACTERISTICS at T_A = 25°C, Input t_r, t_f = 20 ns, C_L = 50 pF, R_L = 200 k Ω LIMITS TEST CHARACTERISTIC CONDITIONS UNITS VDD Min. Max. Тур. (V)5 150 300 _ Propagation Delay Time; 10 _ 60 120 ns tPLH, tPHL 15 50 100 -5 100 200 ----Transition Time; 10 _ 50 100 ns THL TLH 15 80 40 _ All A and B 7.5 5 рF _ Inputs Input Capacitance, CIN K_a and K_b рF 10 15 _ Inputs

VDC









VDO




Fig. 9 – Dynamic power dissipation test circuit.




Fig. 11 – Input voltage test circuit. Fig. 12 – Input current test circuit.






Fig. 13 - AND/OR select gating.




Fig. 14 - "Shift left/shift right" register.

TYPICAL APPLICATIONS (CONT'D)





Fig. 15 - AND/OR Exclusive-OR selector.

Fig. 16 - "True complement" selector.



Dimensions and pad layout for CD4019BH

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10^{-3} inch).

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated