• Inputs Are TTL-Voltage Compatible

● *EPIC* [™] (Enhanced-Performance Implanted CMOS) 1-μm Process

 Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK) and Flatpacks (W), and Standard Plastic (N) and Ceramic (J) DIPS

description

The 'ACT86 are quadruple 2-input exclusive-OR gates. The devices perform the Boolean functions $Y = A \oplus B$ or $Y = \overline{AB} + A\overline{B}$ in positive logic.

A common application is as a true/complement element. If one of the inputs is low, the other input is reproduced in true form at the output. If one of the inputs is high, the signal on the other input is reproduced inverted at the output.

The SN54ACT86 is characterized for operation over the full military temperature range of -55° C to 125°C. The SN74ACT86 is characterized for operation from -40° C to 85° C.


FUNCTION TABLE (each gate)

(ouon gato)								
INPUTS		OUTPUT						
Α	В	Y						
L	L	L						
L	Н	н						
н	L	н						
н	Н	L						

SN54ACT86 . . . J OR W PACKAGE SN74ACT86 . . . D, DB, N, OR PW PACKAGE

SCAS534A - AUGUST 1995 - REVISED APRIL 1996

SN54ACT86 ... FK PACKAGE (TOP VIEW)



NC - No internal connection



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1996, Texas Instruments Incorporated

SCAS534A - AUGUST 1995 - REVISED APRIL 1996

logic symbol[†]




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, DB, J, N, PW, and W packages.

exclusive-OR logic

An exclusive-OR gate has many applications, some of which can be represented better by alternative logic symbols.

EXCLUSIVE-OR



These five equivalent exclusive-OR symbols are valid for an 'ACT86 gate in positive logic; negation may be shown at any two ports.

LOGIC-IDENTITY ELEMENT



The output is active (low) if all inputs stand at the same logic level (i.e., A = B).

EVEN-PARITY ELEMENT



The output is active (low) if an even number of inputs (i.e., 0 or 2) are active.

ODD-PARITY ELEMENT



The output is active (high) if an odd number of inputs (i.e., only 1 of the 2) are active.



SCAS534A - AUGUST 1995 - REVISED APRIL 1996

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

	$\begin{array}{cccc} -0.5 \mbox{ V to } \mbox{V}_{CC} + 0.5 \mbox{ V} \\ -0.5 \mbox{ V to } \mbox{V}_{CC} + 0.5 \mbox{ V} \\ \pm 20 \mbox{ mA} \\ \pm 20 \mbox{ mA} \\ \pm 50 \mbox{ mA} \\ \pm 200 \mbox{ mA} \\ \end{array} \\ \begin{array}{c} \mbox{ D package} & 1.25 \mbox{ W} \\ \mbox{ D B package} & 0.5 \mbox{ W} \\ \mbox{ N package} & 0.5 \mbox{ W} \\ \mbox{ PW package} & 0.5 \mbox{ W} \end{array}$
Storage temperature range, T _{stg}	−65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the N package, which has a trace length of zero.

recommended operating conditions (see Note 3)

		MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage	4.5	5.5	4.5	5.5	V
VIH	High-level input voltage	2		2		V
V_{IL}	Low-level input voltage		0.8		0.8	V
VI	Input voltage	0	VCC	0	VCC	V
VO	Output voltage	0	VCC	0	VCC	V
IOH	High-level output current		-24		-24	mA
IOL	Low-level output current		24		24	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	0	8	0	8	ns/V
TA	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.



SCAS534A - AUGUST 1995 - REVISED APRIL 1996

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	Vaa	T _A = 25°C			SN54ACT86		SN74ACT86		UNIT	
FARAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
VOH	I _{OH} = - 50 μA	4.5 V	4.4	4.49		4.4		4.4		v	
		5.5 V	5.4	5.49		5.4		5.4			
	1011 - 24 mA	4.5 V	3.86			3.7		3.76			
	I _{OH} = – 24 mA	5.5 V	4.86			4.7		4.76			
	$I_{OH} = -50 \text{ mA}^{\dagger}$	5.5 V				3.85					
	$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V						3.85			
	I _{OL} = 50 μA	4.5 V		0.001	0.1		0.1		0.1	v	
		5.5 V		0.001	0.1		0.1		0.1		
Vo	I _{OL} = 24 mA	4.5 V			0.36		0.5		0.44		
VOL		5.5 V			0.36		0.5		0.44		
	$I_{OL} = 50 \text{ mA}^{\dagger}$	5.5 V					1.65				
	$I_{OL} = 75 \text{ mA}^{\dagger}$	5.5 V							1.65		
lj	$V_I = V_{CC}$ or GND	5.5 V			±0.1		±1		±1	μA	
ICC	$V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$	5.5 V			4		80		40	μA	
ΔI_{CC}^{\ddagger}	One input at 3.4 V, Other inputs at GND or V_{CC}	5.5 V		0.6			1.6		1.5	mA	
Ci	$VI = V_{CC} \text{ or } GND$	5 V		2.6						pF	

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

[‡] This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V_{CC}.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)


PARAMETER	FROM TO (INPUT) (OUTPUT)	то	T _A = 25°C		SN54ACT86		SN74ACT86		UNIT	
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
^t PLH	A or B	V	1.5	8.5	9.5	1	10	1	10	
^t PHL		T	1.5	7	9.5	1	10.5	1	10.5	ns

operating characteristics, V_{CC} = 5 V, T_A = 25°C

PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd} Power dissipation capacitance	$C_L = 50 \text{ pF}, \text{ f} = 1 \text{ MHz}$	25	pF



SCAS534A - AUGUST 1995 - REVISED APRIL 1996



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

B. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns. C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated