SN54136, SN54LS136, SN74136, SN74LS136 QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES WITH OPEN-COLLECTOR OUTPUTS

DECEMBER 1972 - REVISED MARCH 1988

FU	VCTI	ON TABLE
INP	UTS	OUTPUT
Α	8	Y
L	L	L
L	н	н
		1 1

H = high level, L = low level


logic symbol†

(1)		
1A (2)	≠1 Q	(3) 1Y
20 (4)		ici
(5)		(6) 2Y
(9)		
2A (4) 2B (5) 3A (9) 3B (10) 4A (12) 4B (13)		(<u>8)</u> 3 Y
3B (12)		
4A (12)		(11) 4Y
4B (13)		,

[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, N, and W packages.

logic diagram (each gate)



positive logic

$$Y = A \oplus B = \overline{A} \cdot B + A \cdot \overline{B}$$

Schematics of inputs and outputs

EQUIVALENT OF EACH INPUT
OF '136

VCC

A k\Omega Nom
OUTPUT

INPUT

TYPICAL OF ALL OUTPUTS
OF 'LS136

OF 'LS136

OF 'LS136

OUTPUT

INPUT

INPUT

TYPICAL OF ALL OUTPUTS
OF 'LS136

OF 'LS136

OUTPUT

INPUT

INPUT

INPUT

TYPICAL OF ALL OUTPUTS
OF 'LS136

OF 'LS136

OUTPUT

INPUT

INP


Resistor values shown are nominal.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standerd werrenty. Production processing does not necessarily include testing of all parameters.




SN54136, SN54LS136... J OR W PACKAGE
SN74136... N PACKAGE
SN74LS136... D OR N PACKAGE
(TOP VIEW)

1A 1 14 VCC



SN54LS136 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

SN54136, SN74136 QUADRUPLE 2-INPUT EXCLUSIVE OR GATES WITH OPEN-COLLECTOR OUTPUTS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)			 ,												7 V
Input voltage														5,5	5 V
Operating free-air temperature range:	SN54136										-5	55°	C to	129	5°C
	SN74136											0	°C t	o 7()°C
Storage temperature range											-6	35°	C to	150	ງ°C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

		SN54136					UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	וואוט
Supply voltage, VCC	4.5	5	5.5	4.75	5	5.25	٧
High-level input voltage, VIH	2			2			٧
Low-level input voltage, VIL			0.8			0.8	V
High-level output voltage, VOH			5.5			5.5	V
Low-level output current, IOL			16			16	mA
Operating free-air temperature, TA	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED			OUDITIONS!			SN5413	6		118117		
PARAMETER		1551 0	ONDITIONS	Í	MIN	TYP*	MAX	MIN	Түр‡	MAX	UNIT
VIK	VCC = MIN,	l ₁ = -8 mA					- 1.5			- 1.5	V
la	VCC = MIN,	VIH = 2 V.	$V_{IL} = 0.8 V$,	VOH = 5.5 V						0.25	mΑ
ОН	V _{CC} = MIN,	V _{IH} = 2 V,	$V_{\rm IL} = 0.7 \rm V$	V _{OH} = 5.5 V			0.25				MA
VOL	V _{CC} = MIN,	V _{1H} = 2 V,	$V_{IL} = 0.8 V$,	1 _{OL} = 16 mA		0.2	0.4		0.2	0.4	٧
11	V _{CC} = MAX,	V _I = 5.5 V					1			1	mΑ
ļi j	V _{CC} = MAX,	V _I = 2.4 V					40			40	μΑ
I _{IL}	V _{CC} = MAX,	V _I = 0.4 V					-1.6			- 1.6	mΑ
lcc	V _{CC} = MAX,	See Note 2		-		30	43		30	50	mA

 $^{^\}dagger$ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. ‡ All typical values are at $^\lor$ CC = 5 V, † A = 25 °C. NOTE 2: † CC is measured with one input of each gate at 4.5 V, the other inputs grounded, and the outputs open.

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

PARAMETER¶	FROM (INPUT)	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT
tPLH t	A or B	Oshor is out law			12	18	
tPHL	7 A OF B	Other input low	C _L = 15 pF,		39	50	ns
tPLH	A or B	Debas is not high	R _L = 400 Ω,		14	22	ns
tрµL	7 ~ ~ ~ ~ ~ ~	Other input high	See Note 3		42	55] ''"

¹tplH propagation delay time, low-to-high-level output

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



TPLH propagation delay time, high-to-low-level output

SN54LS136, SN74LS136 QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES WITH OPEN-COLLECTOR OUTPUTS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)				 								,	7 V
Input voltage													
Operating free-air temperature range: SN54LS136		-								-5	5°(; to	125°C
SN74LS136											O°	C t	o 70°C
Storage temperature range										— б	5°(to	150°C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

	SI	N54LS1	36	SI	N74LS1	36	UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	GIVIT
Supply voltage, VCC	4,5	5	5.5	4.75	5	5.25	V
High-level output voltage, VOH			5.5			5.5	[v]
Low-level autput current, IOL			4	1		8	mA
Operating free-air temperature, TA	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DAGAMETED	7507.001	IDITIONS!	SI	N54LS1	36	SI			
PARAMETER	1EST CON	IDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
VIH High-level input voltage			2			2			V
VIL Low-level input voltage			_		0.7		•	0.8	V
V _{IK} Input clamp voltage	V _{CC} = MIN,	I _I = -18 mA	1		-1.5			-1.5	V
IOH High-level output current	V _{CC} = MIN, V _{IL} = V _{IL} max,	V _{IH} = 2 V, V _{OH} = 5.5 V			100			100	μА
VOL Low-level output voltage	V _{CC} = MIN, V _{IH} = 2 V,	IOL = 4 mA		0.25	0.4		0.25	0.4	V
	VIL = VIL max	IOL = 8 mA					0.35	0.5	
I Input current at maximum input voltage	V _{CC} = MAX,	V ₁ = 7 V			0.2			0.2	mA
IIH High-level input current	V _{CC} = MAX,	V ₁ = 2.7 V			40			40	μА
IIL Low-level input current	VCC = MAX,	V ₁ = 0.4 V	_		-0.8	· -		-0.8	mΑ
I _{CC} Supply current	V _{CC} = MAX,	See Note 2	1	6.1	10		6.1	10	mA

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type. ‡ All typical values are at V_{CC} = 5 V, T_A = 25°C.

NOTE 2: ICC is measured with one input of each gate at 4.5 V, the other inputs grounded, and the outputs open.

switching characteristics, VCC = 5 V, TA = 25°C

PARAMETER¶	FROM (INPUT)	TEST CO	NDITIONS	MIN	ТҮР	MAX	UNIT
tPLH tpLH	A or B	Other input low	C. = 15 p5		18	30	ns
tPHL	A 31 B	Other input low	CL = 15 pF,		18	30	113
tPLH tPLH	A or B	Other input high	RL = 2 kΩ, (See Note 3)		18	30	ns
^t PHL		Other input nigh	(See Note 3)		18	30	,,,,

 $[\]mathbf{1}_{\mathsf{tpLH}}$ propagation delay time, low-to-high-level output

tp[H propagation delay time, high-to-low-level output NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated