

SN54LVC06A, SN74LVC06A HEX INVERTER BUFFERS/DRIVERS WITH OPEN-DRAIN OUTPUTS

SCAS596E – OCTOBER 1997 – REVISED SEPTEMBER 1999

- **EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process**
- **Inputs and Open-Drain Outputs Accept Voltages up to 5.5 V**
- **Power Off Disables Outputs, Permitting Live Insertion**
- **Latch-Up Performance Exceeds 250 mA Per JESD 17**
- **Package Options Include Plastic Small-Outline (D), Thin Very Small-Outline (DGV), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and DIPs (J)**

description


These hex inverter buffers/drivers are designed for 1.65-V to 3.6-V V_{CC} operation.

The outputs of the 'LVC06A devices are open drain and can be connected to other open-drain outputs to implement active-low wired-OR or active-high wired-AND functions. The maximum sink current is 24 mA.


Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

The SN54LVC06A is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LVC06A is characterized for operation from -40°C to 85°C .

SN54LVC06A . . . J OR W PACKAGE
SN74LVC06A . . . D, DGV, OR PW PACKAGE
(TOP VIEW)



SN54LVC06A . . . FK PACKAGE
(TOP VIEW)



NC – No internal connection

FUNCTION TABLE
(each inverter)

| INPUT A | OUTPUT Y |
|------------|-------------|
| H | L |
| L | H |



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**


POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1999, Texas Instruments Incorporated

SN54LVC06A, SN74LVC06A HEX INVERTER BUFFERS/DRIVERS WITH OPEN-DRAIN OUTPUTS


SCAS596E – OCTOBER 1997 – REVISED SEPTEMBER 1999

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, DGV, and PW packages.

logic diagram, each inverter (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

| | |
|--------------------------------------------------------|-----------------|
| Supply voltage range, V_{CC} | -0.5 V to 6.5 V |
| Input voltage range, V_I (see Note 1) | -0.5 V to 6.5 V |
| Output voltage range, V_O | -0.5 V to 6.5 V |
| Input clamp current, I_{IK} ($V_I < 0$) | -50 mA |
| Output clamp current, I_{OK} ($V_O < 0$) | -50 mA |
| Continuous output current, I_O | ± 50 mA |
| Continuous current through V_{CC} or GND | ± 100 mA |
| Package thermal impedance, θ_{JA} (see Note 2): | |
| D package | 80°C/W |
| DGV package | 127°C/W |
| PW package | 113°C/W |
| Storage temperature range, T_{stg} | -65°C to 150°C |

‡ Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. The package thermal impedance is calculated in accordance with JESD 51.

SN54LVC06A, SN74LVC06A HEX INVERTER BUFFERS/DRIVERS WITH OPEN-DRAIN OUTPUTS

SCAS596E – OCTOBER 1997 – REVISED SEPTEMBER 1999

recommended operating conditions (see Note 4)

| | | | SN54LVC06A | | SN74LVC06A | | UNIT |
|-----------------|--------------------------------|------------------------------------|------------------------|-----|------------------------|-----|------|
| | | | MIN | MAX | MIN | MAX | |
| V _{CC} | Supply voltage | Operating | 1.65 | 5.5 | 1.65 | 5.5 | V |
| | | Data retention only | 1.5 | | 1.5 | | |
| V _{IH} | High-level input voltage | V _{CC} = 1.65 V to 1.95 V | 0.65 × V _{CC} | | 0.65 × V _{CC} | | V |
| | | V _{CC} = 2.3 V to 2.7 V | 1.7 | | 1.7 | | |
| | | V _{CC} = 2.7 V to 3.6 V | 2 | | 2 | | |
| V _{IL} | Low-level input voltage | V _{CC} = 1.65 V to 1.95 V | 0.35 × V _{CC} | | 0.35 × V _{CC} | | V |
| | | V _{CC} = 2.3 V to 2.7 V | 0.7 | | 0.7 | | |
| | | V _{CC} = 2.7 V to 3.6 V | 0.8 | | 0.8 | | |
| V _I | Input voltage | 0 | 5.5 | 0 | 5.5 | V | |
| V _O | Output voltage | 0 | 5.5 | 0 | 5.5 | V | |
| I _{OL} | Low-level output current | V _{CC} = 1.65 V | 4 | | 4 | | mA |
| | | V _{CC} = 2.3 V | 8 | | 8 | | |
| | | V _{CC} = 2.7 V | 12 | | 12 | | |
| | | V _{CC} = 3 V | 24 | | 24 | | |
| T _A | Operating free-air temperature | -55 | 125 | -40 | 85 | °C | |

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | V _{CC} | SN54LVC06A | | | SN74LVC06A | | | UNIT |
|------------------|------------------------------------------------------------------------------|-----------------|------------|------|------|------------|------|------|------|
| | | | MIN | TYP† | MAX | MIN | TYP† | MAX | |
| V _{OL} | I _{OL} = 100 μA | 1.65 V to 3.6 V | | | 0.2 | | | 0.2 | V |
| | I _{OL} = 4 mA | 1.65 V | | | 0.45 | | | 0.45 | |
| | I _{OL} = 8 mA | 2.3 V | | | 0.7 | | | 0.7 | |
| | I _{OL} = 12 mA | 2.7 V | | | 0.4 | | | 0.4 | |
| | I _{OL} = 24 mA | 3 V | | | 0.55 | | | 0.55 | |
| I _I | V _I = 5.5 V or GND | 3.6 V | | | ±5 | | | ±5 | μA |
| I _{off} | V _I or V _O = 5.5 V | 0 | | | | | | ±10 | μA |
| I _{CC} | V _I = V _{CC} or GND, I _O = 0 | 3.6 V | | | 10 | | | 10 | μA |
| ΔI _{CC} | One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND | 2.7 V to 3.6 V | | | 500 | | | 500 | μA |
| C _i | V _I = V _{CC} or GND | 3.3 V | | | 5 | | | 5 | pF |

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | SN54LVC06A | | | | | | | | UNIT |
|-----------------|--------------|-------------|----------------------------------|-----|---------------------------------|-----|-------------------------|-----|---------------------------------|-----|------|
| | | | V _{CC} = 1.8 V ± 0.15 V | | V _{CC} = 2.5 V ± 0.2 V | | V _{CC} = 2.7 V | | V _{CC} = 3.3 V ± 0.3 V | | |
| | | | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | |
| t _{pd} | A | Y | 1.4 | 3.9 | 1 | 3.1 | | 3.9 | 1 | 3.7 | ns |

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SN54LVC06A, SN74LVC06A
HEX INVERTER BUFFERS/DRIVERS
WITH OPEN-DRAIN OUTPUTS

SCAS596E – OCTOBER 1997 – REVISED SEPTEMBER 1999

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | SN74LVC06A | | | | | | | | UNIT |
|-----------------|--------------|-------------|-------------------------------------|-----|------------------------------------|-----|-------------------------|-----|------------------------------------|-----|------|
| | | | V _{CC} = 1.8 V ± 0.15 V | | V _{CC} = 2.5 V ± 0.2 V | | V _{CC} = 2.7 V | | V _{CC} = 3.3 V ± 0.3 V | | |
| | | | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | |
| t _{pd} | A | Y | 1.4 | 3.9 | 1 | 3.1 | | 3.9 | 1 | 3.7 | ns |


operating characteristics, T_A = 25°C

| PARAMETER | | TEST CONDITIONS | V _{CC} = 1.8 V ± 0.15 V | V _{CC} = 2.5 V ± 0.2 V | V _{CC} = 3.3 V ± 0.3 V | UNIT |
|-----------------|-------------------------------------------------|-----------------|-------------------------------------|------------------------------------|------------------------------------|------|
| | | | TYP | TYP | TYP | |
| C _{pd} | Power dissipation capacitance per buffer/driver | f = 10 MHz | 2.1 | 2.3 | 2.5 | pF |




PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 1.8\text{ V} \pm 0.15\text{ V}$




LOAD CIRCUIT


| TEST | S1 |
|------------------------|---------------------|
| t_{pZL} (see Note F) | 2 \times V_{CC} |
| t_{pLZ} (see Note G) | 2 \times V_{CC} |
| t_{PHZ}/t_{PHZ} | 2 \times V_{CC} |




VOLTAGE WAVEFORMS
 SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
 PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS
 PULSE DURATION



VOLTAGE WAVEFORMS
 ENABLE AND DISABLE TIMES

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r \leq 2\text{ ns}$, $t_f \leq 2\text{ ns}$.
 D. The outputs are measured one at a time with one transition per measurement.
 E. Since this device has open-drain outputs, t_{pLZ} and t_{pZL} are the same as t_{pd} .
 F. t_{pZL} is measured at $V_{CC}/2$.
 G. t_{pLZ} is measured at $V_{OL} + 0.15\text{ V}$.


Figure 1. Load Circuit and Voltage Waveforms

SN54LVC06A, SN74LVC06A HEX INVERTER BUFFERS/DRIVERS WITH OPEN-DRAIN OUTPUTS

SCAS596E – OCTOBER 1997 – REVISED SEPTEMBER 1999


PARAMETER MEASUREMENT INFORMATION

$$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$$




LOAD CIRCUIT


| TEST | S1 |
|------------------------|---------------------|
| t_{pZL} (see Note F) | 2 \times V_{CC} |
| t_{pLZ} (see Note G) | 2 \times V_{CC} |
| t_{PHZ}/t_{PZH} | 2 \times V_{CC} |






VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS
PULSE DURATION




VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES

- NOTES:
- C_L includes probe and jig capacitance.
 - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - All input pulses are supplied by generators having the following characteristics: $PRR \leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2 \text{ ns}$, $t_f \leq 2 \text{ ns}$.
 - The outputs are measured one at a time with one transition per measurement.
 - Since this device has open-drain outputs, t_{pLZ} and t_{pZL} are the same as t_{pd} .
 - t_{pZL} is measured at $V_{CC}/2$.
 - t_{pLZ} is measured at $V_{OL} + 0.15 \text{ V}$.

Figure 2. Load Circuit and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 2.7 \text{ AND } 3.3 \text{ V} \pm 0.3 \text{ V}$



- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 D. The outputs are measured one at a time with one transition per measurement.
 E. Since this device has open-drain outputs, t_{pLZ} and t_{pZL} are the same as t_{pd} .
 F. t_{pZL} is measured at 1.5 V.
 G. t_{pLZ} is measured at $V_{OL} + 0.3 \text{ V}$.

Figure 3. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.