SCAS596E - OCTOBER 1997 - REVISED SEPTEMBER 1999

- EPIC<sup>™</sup> (Enhanced-Performance Implanted CMOS) Submicron Process
- Inputs and Open-Drain Outputs Accept Voltages up to 5.5 V
- Power Off Disables Outputs, Permitting Live Insertion
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Package Options Include Plastic Small-Outline (D), Thin Very Small-Outline (DGV), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and DIPs (J)

#### description


These hex inverter buffers/drivers are designed for 1.65-V to 3.6-V V<sub>CC</sub> operation.

The outputs of the 'LVC06A devices are open drain and can be connected to other open-drain outputs to implement active-low wired-OR or active-high wired-AND functions. The maximum sink current is 24 mA.


Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

The SN54LVC06A is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74LVC06A is characterized for operation from –40°C to 85°C.

#### SN54LVC06A . . . J OR W PACKAGE SN74LVC06A . . . D, DGV, OR PW PACKAGE (TOP VIEW)



### SN54LVC06A . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

### FUNCTION TABLE (each inverter)

_	•	
ſ	INPUT A	OUTPUT
L	- ' '	
I	Н	L
١	L	Н



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


EPIC is a trademark of Texas Instruments Incorporated.



### SN54LVC06A, SN74LVC06A HEX INVERTER BUFFERS/DRIVERS WITH OPEN-DRAIN OUTPUTS

SCAS596E - OCTOBER 1997 - REVISED SEPTEMBER 1999

### logic symbol†



<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, DGV, and PW packages.

#### logic diagram, each inverter (positive logic)



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V <sub>CC</sub>		6.5 V
Input voltage range, V <sub>I</sub> (see Note 1)		6.5 V
Output voltage range, VO		6.5 V
Input clamp current, $I_{IK}$ ( $V_I < 0$ )	!	50 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	!	50 mA
Continuous output current, IO		50 mA
Continuous current through V <sub>CC</sub> or GND	±10	00 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 2): D	D package 80	O°C/W
	DGV package 127	7°C/W
P	PW package 113	3°C/W
Storage temperature range, T <sub>sta</sub>		150°C

<sup>‡</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51.



#### recommended operating conditions (see Note 4)

			SN54LVC06A		SN74L	VC06A	UNIT	
			MIN	MAX	MIN	MAX	UNII	
\/	Cumply voltage	Operating	1.65	5.5	1.65	5.5	V	
Vcc	Supply voltage	Data retention only	1.5		1.5		v	
		V <sub>CC</sub> = 1.65 V to 1.95 V	0.65 × V <sub>CC</sub>		0.65 × V <sub>CC</sub>	;		
ViH	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		1.7		V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2	,s	2			
	Low-level input voltage	V <sub>CC</sub> = 1.65 V to 1.95 V		0.35 × V <sub>CC</sub>		$0.35 \times V_{CC}$		
$\vee_{IL}$		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7		0.7	V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	4	0.8		0.8		
٧ <sub>I</sub>	Input voltage		0,5	5.5	0	5.5	V	
٧o	Output voltage		0	5.5	0	5.5	V	
		V <sub>CC</sub> = 1.65 V	Q"	4		4		
lOL	Low-level output current	V <sub>CC</sub> = 2.3 V		8		8	mA	
		$V_{CC} = 2.7 \text{ V}$		12		12		
		VCC = 3 V		24		24		
TA	Operating free-air temperature	•	<b>-</b> 55	125	-40	85	°C	

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	.,	SN54LVC06A	SN74LVC06A	UNIT
PARAMETER	TEST CONDITIONS	VCC	MIN TYP <sup>†</sup> MAX	MIN TYP <sup>†</sup> MAX	UNIT
	I <sub>OL</sub> = 100 μA	1.65 V to 3.6 V	0.2	0.2	V
	I <sub>OL</sub> = 4 mA	1.65 V	0.45	0.45	
VOL	I <sub>OL</sub> = 8 mA	2.3 V	0.7	0.7	
	I <sub>OL</sub> = 12 mA	2.7 V	0.4	0.4	
	I <sub>OL</sub> = 24 mA	3 V	0.55	0.55	
lį	V <sub>I</sub> = 5.5 V or GND	3.6 V	<u>(</u> ) ±5	±5	μΑ
l <sub>off</sub>	$V_I$ or $V_O = 5.5 V$	0	700	±10	μΑ
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	3.6 V	10	10	μΑ
ΔlCC	One input at V <sub>CC</sub> – 0.6 V, Other inputs at V <sub>CC</sub> or GND	2.7 V to 3.6 V	500	500	μΑ
C <sub>i</sub>	$V_I = V_{CC}$ or GND	3.3 V	5	5	pF

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

### switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

		TO (OUTPUT)	SN54LVC06A							
PARAMETER	FROM (INPUT)		V <sub>CC</sub> = 1.8 V ± 0.15 V		V <sub>CC</sub> = 2.5 V ± 0.2 V	VCC = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
			MIN	MAX	MIN MAX	MIN	MAX	MIN	MAX	
t <sub>pd</sub>	А	Y	1.4	3.9	3.1		3.9	1	3.7	ns



### SN54LVC06A, SN74LVC06A HEX INVERTER BUFFERS/DRIVERS WITH OPEN-DRAIN OUTPUTS

SCAS596E - OCTOBER 1997 - REVISED SEPTEMBER 1999

# switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)


		TO (OUTPUT)	SN74LVC06A								
PARAMETER	FROM (INPUT)		V <sub>CC</sub> = 1.8 V ± 0.15 V		V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
<sup>t</sup> pd	А	Y	1.4	3.9	1	3.1		3.9	1	3.7	ns

### operating characteristics, $T_A = 25^{\circ}C$

PARAMETER		TEST CONDITIONS	V <sub>CC</sub> = 1.8 V ± 0.15 V	V <sub>CC</sub> = 2.5 V ± 0.2 V	V <sub>CC</sub> = 3.3 V ± 0.3 V	UNIT
		CONDITIONS	TYP	TYP	TYP	
C <sub>pd</sub>	Power dissipation capacitance per buffer/driver	f = 10 MHz	2.1	2.3	2.5	pF



# PARAMETER MEASUREMENT INFORMATION $V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$




NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_f \leq 2$  ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. Since this device has open-drain outputs, tpLz and tpzL are the same as tpd.
- F. tpzL is measured at V<sub>CC</sub>/2.
- G.  $t_{Pl}$  z is measured at  $V_{Ol}$  + 0.15 V.

Figure 1. Load Circuit and Voltage Waveforms

# PARAMETER MEASUREMENT INFORMATION $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$




NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_Q = 50 \Omega$ ,  $t_f \leq 2$  ns.  $t_f \leq 2$  ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. Since this device has open-drain outputs, tpLz and tpzL are the same as tpd.
- F. tpzL is measured at V<sub>CC</sub>/2.
- G. tpLz is measured at VoL + 0.15 V.

Figure 2. Load Circuit and Voltage Waveforms



# PARAMETER MEASUREMENT INFORMATION $V_{CC}$ = 2.7 AND 3.3 V $\pm$ 0.3 V



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. Since this device has open-drain outputs, tpLz and tpzL are the same as tpd.
- F. tpz is measured at 1.5 V.
- G.  $t_{Pl}$  7 is measured at  $V_{Ol}$  + 0.3 V.

Figure 3. Load Circuit and Voltage Waveforms

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated