Data sheet acquired from Harris Semiconductor SCHS115A – Revised November 1999

# CD4093B Types

# CMOS Quad 2-Input NAND Schmitt Triggers

High-Voltage Types (20 Volt Rating)

■ CD4093B consists of four Schmitttrigger circuits. Each circuit functions as a two-input NAND gate with Schmitt-trigger action on both inputs. The gate switches at different points for positive and negativegoing signals. The difference between the positive voltage (V<sub>N</sub>) and the negative voltage (V<sub>N</sub>) is defined as hysteresis voltage (V<sub>H</sub>) (see Fig. 2).


The CD4093 types are supplied in a 14-lead hermetic dual-in-line ceramic package (F suffix), 14-lead dual-in-line plastic package (E suffix), 14-lead dual-in-line plastic small-outline package (M), and in chip form (H suffix). Add the suffix 96 to the M package for tape and reel.

#### Features:

- Schmitt-trigger action on each input with no external components
- Hysteresis voltage typically 0.9 V at
   V<sub>DD</sub> = 5 V and 2.3 V at V<sub>DD</sub> = 10 V
- Noise immunity greater than 50%
- No limit on input rise and fall times
- Standardized, symmetrical output characteristics
- 100% tested for quiescent current at 20 V
- Maximum input current of 1 μA at 18 V over full package-temperature range, 100 nA at 18 V and 25°C
- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"

#### Applications:


- Wave and pulse shapers
- High-noise-environment systems
- Monostable multivibrators
- Astable multivibrators
- NAND legic



# RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges.

CHARACTERISTIC	MIN.	MAX.	UNITS
Supply Voltage Range			
(T <sub>A</sub> = Full Package Temp. Range)	3	18	v



\*ALL INPUTS PROTECTED BY CMOS PROTECTION NETWORK




Fig. 1 - Logic diagram-1 of 4 Schmitt triggers.

### MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (VDD)

voltages reterenced to vss Terminal),	0.5V to +20V
INPUT VOLTAGE RANGE, ALL INPUTS	-0.5V to V <sub>DD</sub> +0.5V
DC INPUT CURRENT, ANY ONE INPUT	±10mA
PACKAGE THERMAL IMPEDANCE, $\theta_{JA}$ (See Note 1):	
E package	80°C/W
M package	86°C/W
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	
FOR TA = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)	100mW
OPERATING-TEMPERATURE RANGE (TA)	55°C to +125°C
STORAGE TEMPERATURE RANGE (Tstg)	65°C to +150°C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance 1/16 $\pm$ 1/32 inch (1.59 $\pm$ 0.79mm) from case for 10s max	+265°C

NOTE 1: Package thermal impedance is calculated in accordance with JESD 51.




Fig. 2 - Hysteresis definition, characteristic, and test setup.





Fig. 3 - Input and output characteristics.



# CD4093B Types

STATIC	ELECTRICAL	CHARACTERISTICS

CHARACTER- ISTIC	CONDITIONS			LIMITS AT INDICATED TEMPERATURES (°C)							UNITS
	Vo	VIN	VDD						+25		1
	(V)	(V)	(V)	-55	-40	+85	+125	MIN.	TYP.	MAX.	1
Quiescent Device Current, IDD	-	0,5	5	1	- 1	30	30	-	0.02	1	
	-	0,10	10	2	2	60	60	-	0.02	2	μΑ
Max.	_	0,15	15	4	- 4	120	120 -	-	0.02	4	1 "
	- 1 -	0,20	20	20	20	600	600		0.04	20	1
Positive Trigger	_	а	5	2.2	2.2	2.2	2.2	. 2.2	2.9	-1	
Threshold Voltage	_	a	10	4.6	4.6	4.6	4.6	4.6	5.9		1
Vρ Min.	-	a	15	6.8	6.8	6.8	6.8	6.8	8.8		
	-	ь	. 5	2.6	2.6	2.6	2.6	2.6	3.3	-	V
	_	b ·	10	5.6	5.6	5.6	5.6	_ 5.6	7.	-	1
	-	b	15	6.3	6.3	6.3	6.3	6.3	9.4	-	1
Vp Max.	·	а	5	3.6	3.6	3.6	3.6	-	2.9	3.6	
· ·	<u> </u>	a	10	7.1	7.1	7.1	.7.1		5.9	7.1 .	1
		а	15	10.8	10.8	10.8	10.8		8.8	10.8	l v
	-	b	5	4	4	4	, 4	_	3.3	4	ľ
	_	b	10	8.2	8.2	8.2	8.2	_	7	8.2	1
		b	15	12.7	12.7	12.7	12.7	-	9.4	12.7	1
Negative Trigger	_	a	5	0.9	0.9	0.9	0.9	0.9	1.9		
Threshold Voltage V <sub>N</sub> Min.	.j-,	a	10	2.5	2.5	2.5	2.5	2.5	3.9	_	
		a	15	4	4	4	4	4	5.8		
	-	b	5	1.4	1.4	1.4	1.4	1.4	2.3	_" "	
	-	b	10	3.4	3.4	3.4	3.4	3.4	5.1		
-	-	ь	15	4.8	4.8	4.8	4.8	4.8	7.3		
V <sub>N</sub> Max.	-	a	5	2.8	2.8	2.8	2.8		1.9	2.8	V
	-	. a	10	5.2	5.2	5.2	5.2	_	3.9	5.2	
ĺ	- 1	а	15	7.4	7.4	7.4	7.4		5.8	7.4	
ľ	-	ь	5	3.2	3.2	3.2	3.2	ij <del>e</del>	2.3	3.2	V
		b	10.	6.6	6.6	6.6	6.6	. <del></del>	5.1	6.6	
	: -	b	15	9.6	9.6	9.6	9.6	123	7.3	9.6	
Hysteresis Voltage	-	а	5	0.3	0.3	0.3	0.3	0.3	0.9		V
V <sub>H</sub> Min.	-	а	10	1.2	1.2	1.2	1.2	1.2	2.3	- 1	
	-	а	15	1.6	1.6	1.6	1.6	1.6	3.5	_	
j		ь	5	0.3	0.3	0.3	0.3	0.3	0.9	~~	•
1	-	ь	10	1.2	1.2	1.2	1.2	1.2	2.3	_	
ľ	-	b	15	1.6	1.6	1.6	1.6	1.6	3.5	-	
V <sub>H</sub> Max.	-	а	5	1.6	1.6	1.6	1.6	-	0.9	1.6	
	-	а	10	3.4	3.4	3.4	3.4	-	2.3	3.4	
	- 1	а	15	5	5	5	5	- 1.7	3.5	5	v
		ь	5	1.6	1.6	1.6	1.6		0.9	1.6	٧
i	- 1	ь	10	3.4	3.4	3.4	3.4	-	2.3	3.4	
	_	ь	15	5	5	5	- 5	- 1.	3,5	5	1



b Input on terminals 1 and 2, 5 and 6,8 and 9, or 12 and 13; other inputs to VDD-




Fig. 4 - Typical current and voltage transfer characteristics.




Fig. 5 — Typical voltage transfer characteristics as a function of temperature.




Fig. 6 — Typical output low (sink) current characteristics.




Fig 7 - Minimum output low (sink) current characteristics.

# CD4093B Types

## STATIC ELECTRICAL CHARACTERISTICS (CONT'D)

CHARACTER- ISTIC	COI	NDITI	ONS	LIMITS AT INDICATED TEMPERATURES (°C)							UNITS			
	v <sub>o</sub>	VIN	VDD	:		T		+25			1			
	(V)	(V)	,(V)	-55	40	+85	+125	MIN.	TYP.	MAX.	]			
Output Low (Sink)	0.4	0.5	5	0.64	0.61	0.42	0.36	0.51	1	-	mA			
Current, IOL Min.	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	-				
	1.5	0,15	15	4.2	4	2.8	2.4	3.4	6.8	-				
Output High (Source) Current, IOH Min.	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	_				
	2.5	0,5	5	2	-1.8	-1.3	-1.15	-1.6	-3.2	-				
	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	-				
	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	6.8	. –				
Output Voltage	-	0,5	5		- 1	0.05			0	0 0.05				
Low Level,	_	0,10	10			0.05			0	0.05	1			
VOL Max Output Voltage High-Level, VOH Min.		0,15	15		. (	0.05		· -	0	0.05	v			
	-	0,5	5	4.95				4.95	5	-	]			
	-	0,10	10	9.95 9.95 10 -										
	_	0,15	15		14	1.95		14.95		_				
Input Current, I <sub>IN</sub> Max.	,	0,18	18	±0.1	±0.1	±1	±1	_	±10 <sup>-5</sup>	±0.1	μΑ			



At  $T_A = 25^{\circ}C$ ; Input  $t_r$ ,  $t_f = 20$  ns,  $C_L = 50$  pF,  $R_L = 200$ k $\Omega$ 

CHARACTERISTIC	TEST CONDI	LIF				
		V <sub>DD</sub> VOLTS	TYP.	MAX.	UNITS	
Propagation Delay Time:		5	190	380	1	
tPHL,		10	90	180	ns	
tPLH tPLH		15	65	130		
		5	100	200		
Transition Time, tTHL,		10	50	100	ns	
<sup>t</sup> TLH	•	15	40	80	-	
Input Capacitance, CIN	Any Input		5	7.5	pF.	




Fig. 11 – Typical transition time vs. load capacitance.




Fig. 12 — Typical trigger threshold voltage vs.  $V_{DD}$ 




Fig. 8 - Typical output high (source) current characteristics.




Fig. 9 — Minimum output high (source) current characteristics.




Fig. 10 — Typical propagation delay time vs. supply voltage.




Fig. 13 – Typical per cent hysteresis vs. supply voltage.

# CD4093B Types




Fig. 14 – Typical power dissipation vs. frequency characteristics.




Fig. 15 — Typical power dissipation vs. rise and fall times.





Fig. 16 - Wave shaper.



FOR THE RANGE OF RAND C

TO CONTROL SIGNAL

OF YOU

1/4 CO 4093B

1/4 FRC In (YE) (YOU - VM)

VSS

FOR THE RANGE OF RANDC GIVEN

2/43 < 1/4 CO.4%

Fig. 18 - Astable multivibrator.




Fig. 19 - Quiescent device current test circuit.

Fig. 17 - Monostable multivibrator.





Fig. 20 - Input current test circuit.



TERMINAL ASSIGNMENT




Fig. 21 - Contact Debaucer

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated