SCES115C - JULY 1997 - REVISED AUGUST 1998

- EPIC<sup>™</sup> (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Package Options Include Plastic Small-Outline (D), Thin Very Small-Outline (DGV), and Thin Shrink Small-Outline (PW) Packages

D, DGV, OR PW PACKAGE (TOP VIEW)								
1Y [ 2A [	1 2 3 4 5 6 7	υ	14 13 12 11 10 9 8		V <sub>CC</sub> 4B 4A 4Y 3B 3A 3Y			

### description


This quadruple 2-input positive-NAND gate is designed for 1.65-V to 3.6-V  $V_{CC}$  operation.

The SN74ALVC00 performs the Boolean function  $Y = \overline{A \bullet B}$  or  $Y = \overline{A} + \overline{B}$  in positive logic.

The SN74ALVC00 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE (each gate)						
INPUTS OUTPUT						
Α	В	Y				
Н	Н	L				
L	Х	н				
Х	L	н				

## logic symbol<sup>†</sup>



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram, each gate (positive logic)





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1998, Texas Instruments Incorporated

#### SCES115C - JULY 1997 - REVISED AUGUST 1998

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub>
Input voltage range, V <sub>I</sub> (see Note 1)
Output voltage range, V <sub>O</sub> (see Notes 1 and 2)0.5 V to V <sub>CC</sub> + 0.5 V
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)
Continuous output current, I <sub>O</sub> ±50 mA
Continuous current through V <sub>CC</sub> or GND ±100 mA
Package thermal impedance, $\theta_{JA}$ (see Note 3): D package
DGV package
PW package 170°C/W
Storage temperature range, T <sub>stg</sub> –65°C to 150°C
<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not
implied Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability

implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed. 2. This value is limited to 4.6 V maximum.

The package thermal impedance is calculated in accordance with JESD 51.

### recommended operating conditions (see Note 4)

			MIN	MAX	UNIT	
VCC	Supply voltage		1.65	3.6	V	
	High-level input voltage	V <sub>CC</sub> = 1.65 V to 1.95 V	$0.65 \times V_{CC}$			
VIH		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V	
		$V_{CC} = 2.7 V \text{ to } 3.6 V$	2			
		V <sub>CC</sub> = 1.65 V to 1.95 V	0.35 × V <sub>CC</sub>			
$V_{IL}$	Low-level input voltage	$V_{CC}$ = 2.3 V to 2.7 V		0.7	V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8	1	
VI	Input voltage		0	VCC	V	
VO	Output voltage		0	VCC	V	
		V <sub>CC</sub> = 1.65 V		-4		
1	High lovel output ourrept	$V_{CC} = 2.3 V$		-12	mA	
ЮН	Hidn-level output current	$V_{CC} = 2.7 V$		-12		
		$V_{CC} = 3 V$		-24		
		V <sub>CC</sub> = 1.65 V		4		
le.		$V_{CC} = 2.3 V$		12	mA	
IOL	Low-level output current	$V_{CC} = 2.7 V$		12	ША	
		V <sub>CC</sub> = 3 V		24		
$\Delta t/\Delta v$	Input transition rise or fall rate		0	5	ns/V	
ТА	Operating free-air temperature		-40	85	°C	

NOTE 4: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCES115C - JULY 1997 - REVISED AUGUST 1998

PARAMETER	TEST CONDIT	IONS	Vcc	MIN	түр†	MAX	UNIT
	I <sub>OH</sub> = -100 μA		1.65 V to 3.6 V	V <sub>CC</sub> -0.2	2		
VOH	$I_{OH} = -4 \text{ mA}$		1.65 V	1.2			
	$I_{OH} = -6 \text{ mA}$		2.3 V	2			
			2.3 V	1.7			V
	$I_{OH} = -12 \text{ mA}$		2.7 V	2.2			
				2.4			
	I <sub>OH</sub> = -24 mA		3 V	2		0.2	
	I <sub>OL</sub> = 100 μA		1.65 V to 3.6 V			0.2	
	I <sub>OL</sub> = 4 mA		1.65 V			0.45	
V <sub>OL</sub>	I <sub>OL</sub> = 6 mA		2.3 V			0.4	V
	I <sub>OL</sub> = 12 mA		2.3 V			0.7	V
			2.7 V			0.4	
	I <sub>OL</sub> = 24 mA		3 V			0.55	
lj	$V_{I} = V_{CC}$ or GND		3.6 V			±5	μΑ
ICC	$V_{I} = V_{CC} \text{ or GND},$ IO	= 0	3.6 V			10	μΑ
ΔICC	One input at V <sub>CC</sub> – 0.6 V, Oth	ner inputs at V <sub>CC</sub> or GND	3 V to 3.6 V			750	μΑ
Ci	$V_{I} = V_{CC}$ or GND		3.3 V		4.5		pF

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

<sup>†</sup> All typical values are at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)


PARAMETER	FROM (INPUT)			V <sub>CC</sub> = 1.8 V V ± 0.15 V		V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V	
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
<sup>t</sup> pd	A or B	Y	1	4.4	1	2.8		3.2	1	3	ns

## operating characteristics, $T_A = 25^{\circ}C$


PARAMETER		TEST CONDITIONS		V <sub>CC</sub> = 1.8 V ± 0.15 V	$\begin{array}{c} \text{V}_{\text{CC}} = 2.5 \text{ V} \\ \pm 0.2 \text{ V} \end{array}$	$V_{CC}$ = 3.3 V ± 0.3 V	UNIT
				TYP	TYP	TYP	
C <sub>pd</sub>	Power dissipation capacitance per gate	CL = 0,	f = 10 MHz	20	21	23	pF



SCES115C - JULY 1997 - REVISED AUGUST 1998




- NOTES: A. CL includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
     C. All input pulses are supplied by generators having the following characteristics: PRR≤10 MHz, Z<sub>Q</sub> = 50 Ω, t<sub>f</sub>≤2 ns, t<sub>f</sub>≤2 ns.
  - D. The outputs are measured one at a time with one transition per measurement.
  - E. tpl 7 and tpH7 are the same as t<sub>dis</sub>.
  - F. tpzL and tpzH are the same as  $t_{en}$ .
  - G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .





SCES115C - JULY 1997 - REVISED AUGUST 1998




- NOTES: A. CL includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
    C. All input pulses are supplied by generators having the following characteristics: PRR≤10 MHz, Z<sub>O</sub> = 50 Ω, t<sub>f</sub>≤2 ns. t<sub>f</sub>≤2 ns.
  - D. The outputs are measured one at a time with one transition per measurement.
  - E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
  - G. tp  $_{\rm H}$  and tp  $_{\rm H}$  are the same as t  $_{\rm Dd}$ .

#### Figure 2. Load Circuit and Voltage Waveforms



SCES115C – JULY 1997 – REVISED AUGUST 1998



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. t<sub>PLZ</sub> and t<sub>PHZ</sub> are the same as t<sub>dis</sub>.
- F. tpzL and tpzH are the same as ten.
- G. tPLH and tPHL are the same as tpd.

#### Figure 3. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated