

# CD4001UB Types

## CMOS Quad 2-Input NOR Gate


High-Voltage Types (20-Volt Rating)

- CD4001UB quad 2-input NOR gate provides the system designer with direct implementation of the NOR function and supplements the existing family of CMOS gates.

The CD4001UB types are supplied in 14-lead hermetic dual-in-line ceramic packages (D and F suffixes), 14-lead dual-in-line plastic packages (E suffix), and in chip form (H suffix).

### Features:

- Propagation delay time = 30 ns (typ.) at  $C_L = 50 \text{ pF}$ ,  $V_{DD} = 10 \text{ V}$
- Standardized symmetrical output characteristics
- 100% tested for maximum quiescent current at 20 V
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"
- Maximum input current of 1  $\mu\text{A}$  at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- 5-V, 10-V, and 15-V parametric ratings



### STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CONDITIONS			LIMITS AT INDICATED TEMPERATURES (°C)							UNITS	
	$V_O$ (V)	$V_{IN}$ (V)	$V_{DD}$ (V)	+25				Min.	Typ.	Max.		
				-55	-40	+85	+125					
Quiescent Device Current, $I_{DD}$ Max.	-	0,5	5	0.25	0.25	7.5	7.5	-	0.01	0.25	$\mu\text{A}$	
	-	0,10	10	0.5	0.5	15	15	-	0.01	0.5		
	-	0,15	15	1	1	30	30	-	0.01	1		
	-	0,20	20	5	5	150	150	-	0.02	5		
Output Low (Sink) Current, $I_{OL}$ Min.	0,4	0,5	5	0.64	0.61	0.42	0.36	0.51	1	-	$\text{mA}$	
	0,5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	-		
	1,5	0,15	15	4.2	4	2.8	2.4	3.4	6.8	-		
Output High (Source) Current, $I_{OH}$ Min.	4,6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	-	$\text{mA}$	
	2,5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	-		
	9,5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	-		
	13,5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8	-		
Output Voltage: Low-Level, $V_{OL}$ Max.	-	0,5	5	0.05				-	0	0.05	$\text{V}$	
	-	0,10	10	0.05				-	0	0.05		
	-	0,15	15	0.05				-	0	0.05		
Output Voltage: High-Level, $V_{OH}$ Min.	-	0,5	5	4.95				4.95	5	-	$\text{V}$	
	-	0,10	10	9.95				9.95	10	-		
	-	0,15	15	14.95				14.95	15	-		
Input Low Voltage, $V_{IL}$ Max.	0,5, 4,5	-	5	1				-	-	1	$\text{V}$	
	1,9	-	10	2				-	-	2		
	1,5, 13,5	-	15	2.5				-	-	2.5		
Input High Voltage, $V_{IH}$ Min.	0,5	-	5	4				4	-	-	$\text{V}$	
	1	-	10	8				8	-	-		
	1,5	-	15	12.5				12.5	-	-		
Input Current $I_{IN}$ Max.	-	0,18	18	$\pm 0,1$	$\pm 0,1$	$\pm 1$	$\pm 1$	-	$\pm 10^{-5}$	$\pm 0,1$	$\mu\text{A}$	

## CD4001UB Types

### RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For $T_A = \text{Full Package Temperature Range}$ )	3	18	V




Fig. 1 – Minimum and maximum voltage transfer characteristics.




Fig. 2 – Typical voltage transfer characteristics as a function of temperature.




Fig. 3 – Typical current & voltage transfer characteristics.

### MAXIMUM RATINGS, Absolute-Maximum Values:

#### DC SUPPLY-VOLTAGE RANGE, ( $V_{DD}$ )

Voltages referenced to  $V_{SS}$  Terminal) ..... -0.5V to +20V

INPUT VOLTAGE RANGE, ALL INPUTS ..... -0.5V to  $V_{DD}$  +0.5V

DC INPUT CURRENT, ANY ONE INPUT .....  $\pm 10\text{mA}$

#### POWER DISSIPATION PER PACKAGE (PD):

For  $T_A = -55^\circ\text{C}$  to  $+100^\circ\text{C}$  ..... 500mW

For  $T_A = +100^\circ\text{C}$  to  $+125^\circ\text{C}$  ..... Derate Linearity at  $12\text{mW}/^\circ\text{C}$  to  $200\text{mW}$

#### DEVICE DISSIPATION PER OUTPUT TRANSISTOR

FOR  $T_A = \text{FULL PACKAGE TEMPERATURE RANGE (All Package Types)}$  ..... 100mW

OPERATING-TEMPERATURE RANGE ( $T_A$ ) ..... -55°C to +125°C

STORAGE TEMPERATURE RANGE ( $T_{STG}$ ) ..... -65°C to +150°C

#### LEAD TEMPERATURE (DURING SOLDERING):

At distance  $1/16 \pm 1/32$  inch ( $1.59 \pm 0.79\text{mm}$ ) from case for 10s max ..... +265°C

**DYNAMIC ELECTRICAL CHARACTERISTICS** at  $T_A = 25^\circ\text{C}$ , Input  $t_f, t_f = 20\text{ ns}$ , and  $C_L = 50\text{ pF}, R_L = 200\text{ k}\Omega$

CHARACTERISTIC	TEST CONDITIONS	LIMITS		UNITS	
		$V_{DD}$ Volts	TYP.	MAX.	
Propagation Delay Time, $t_{PHL}, t_{PLH}$		5	60	120	ns
		10	30	60	
		15	25	50	
Transition Time, $t_{THL}, t_{TLH}$		5	100	200	ns
		10	50	100	
		15	40	80	
Input Capacitance, $C_{IN}$	Any Input		10	15	pF




Fig. 4 – Schematic diagram for type CD4001UB.




Fig. 5 – Typical output low (sink) current characteristics.


**CD4001UB Types**

Fig. 6 – Minimum output low (sink) current characteristics.




Fig. 7 – Typical output high (source) current characteristics.




Fig. 8 – Minimum output high (source) current characteristics.




Fig. 9 – Typical transition time vs. load capacitance.




Fig. 10 – Typical propagation delay time vs. load capacitance.




Fig. 11 – Typical power dissipation vs. frequency.




Fig. 12 – Quiescent-device-current test circuit.




Fig. 13 – Input-voltage test circuit.




Fig. 14 – Input leakage current test circuit.


**TERMINAL ASSIGNMENT**

A	1	14	$V_{DD}$
B	2	13	H
J = A+B	3	12	G
K = C+D	4	11	M+G+H
C	5	10	L+E+F
D	6	9	F
V <sub>SS</sub>	7	8	E
NC = NO CONNECTION			

92CS-24446 RI

CD4001UB

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils ( $10^{-3}$  inch).

**CHIP Dimensions and Pad Layout**

CD4001UB

## **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.