- Members of the Texas Instruments Widebus ${ }^{\text {TM }}$ Family
- 3-State True Outputs
- Full Parallel Access for Loading
- Flow-Through Architecture Optimizes PCB Layout
- Distributed $V_{C C}$ and GND Pin Configuration Minimizes High-Speed Switching Noise
- EPICTM (Enhanced-Performance Implanted CMOS) 1- $\mu \mathrm{m}$ Process
- 500-mA Typical Latch-Up Immunity at $125^{\circ} \mathrm{C}$
- Package Options Include Plastic $300-\mathrm{mil}$ Shrink Small-Outline (DL) Packages Using 25-mil Center-to-Center Pin Spacings and 380-mil Fine-Pitch Ceramic Flat (WD) Packages Using 25-mil Center-to-Center Pin Spacings


## description

The 'AC16373 are 16-bit transparent D-type latches with 3 -state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. The device can be used as two 8 -bit latches or one 16 -bit latch. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the $Q$ outputs are latched at the levels set up at the D inputs.

54AC16373 . . . WD PACKAGE
74AC16373 . . . DL PACKAGE
(TOP VIEW)

| $1 \overline{O E}$ | ${ }_{1} \cup_{48}$ | 8 LLE |
| :---: | :---: | :---: |
| 1Q1 | 247 | $7{ }^{\text {a }} 1 \mathrm{D} 1$ |
| 1Q2 | 46 | 6 1D2 |
| GND [ | 445 | $5]$ GND |
| 1Q3 | 44 | 4] 1D3 |
| 1Q4 | 43 | 3 ] 1D4 |
| $\mathrm{V}_{\mathrm{CC}}$ | 42 | ${ }_{2} \mathrm{~V}_{\mathrm{CC}}$ |
| 1Q5 | 41 | $1{ }^{1} 1 \mathrm{D} 5$ |
| 1Q6 | 40 | $0] 1 \mathrm{D} 6$ |
| GND [ | $10 \quad 39$ | $9]$ GND |
| 1Q7 | 1138 | 8]1D7 |
| 108 | $12 \quad 37$ | $7{ }^{\text {1 }}$ D8 |
| 2Q1 | $13 \quad 36$ | $6] 2 \mathrm{D} 1$ |
| 2Q2 | $14 \quad 35$ | 5] 2D2 |
| GND | $15 \quad 34$ | $4]$ GND |
| 2Q3 | 1633 | 3 2D3 |
| 2Q4 | $17 \quad 32$ | 2] 2 D 4 |
| $\mathrm{v}_{\mathrm{CC}}$ | $18 \quad 31$ | $1 . \mathrm{V} \mathrm{V}_{C}$ |
| 2Q5 | 1930 | 0] 2D5 |
| 2Q6 | 2029 | 9]2D6 |
| GND | $21 \quad 28$ | 8 GND |
| 2Q7 | $22 \quad 27$ | 7 2D7 |
| 2Q8 | $23 \quad 26$ | 6 2D8 |
| $2 \overline{O E}$ | $24 \quad 25$ | 5-2LE |

A buffered output-enable ( $\overline{\mathrm{OE}}$ ) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components. $\overline{O E}$ does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.
The 74AC16373 is packaged in Tl's shrink small-outline package (DL), which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.
The 54AC16373 is characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. The 74 AC 16373 is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.
FUNCTION TABLE

| INPUTS |  |  | OUTPUT |
| :---: | :---: | :---: | :---: |
| $\overline{\mathrm{OE}}$ | LE | D | Q |
| L | H | H | H |
| L | H | L | L |
| L | L | X | $\mathrm{Q}_{0}$ |
| H | X | X | Z |

logic symbol $\dagger$

$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram (positive logic)



To Seven Other Channels


To Seven Other Channels

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$ 

$$
\begin{aligned}
& \text { Maximum power dissipation at } \mathrm{T}_{\mathrm{A}}=55^{\circ} \mathrm{C} \text { (in still air) (see Note 2): } \mathrm{DL} \text { package ..................... 1.2 W }
\end{aligned}
$$

$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. The maximum package power dissipation is calculated using a junction temperature of $150^{\circ} \mathrm{C}$ and a board trace length of 750 mils.
recommended operating conditions (see Note 3)


NOTE 3: Unused inputs must be held high or low to prevent them from floating.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | 54AC16373 |  | 74AC16373 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I} \mathrm{OH}=-50 \mu \mathrm{~A}$ | 3 V | 2.9 |  |  | 2.9 |  | 2.9 |  | V |
|  |  | 4.5 V | 4.4 |  |  | 4.4 |  | 4.4 |  |  |
|  |  | 5.5 V | 5.4 |  |  | 5.4 |  | 5.4 |  |  |
|  | $\mathrm{IOH}=-4 \mathrm{~mA}$ | 3 V | 2.58 |  |  | 2.48 |  | 2.48 |  |  |
|  | $\mathrm{IOL}=-24 \mathrm{~mA}$ | 4.5 V | 3.94 |  |  | 3.8 | A | 3.8 |  |  |
|  |  | 5.5 V | 4.94 |  |  | 4.8 | ! | 4.8 |  |  |
|  | $\mathrm{I}^{\mathrm{OH}}=-75 \mathrm{mAt}$ | 5.5 V |  |  |  | 3.85 | 4 | 3.85 |  |  |
| VOL | $\mathrm{lOL}=50 \mu \mathrm{~A}$ | 3 V |  |  | 0.1 |  | 0.1 |  | 0.1 | V |
|  |  | 4.5 V |  |  | 0.1 |  |  |  | 0.1 |  |
|  |  | 5.5 V |  |  | 0.1 | 0 | 0.1 |  | 0.1 |  |
|  | $\mathrm{IOL}=12 \mathrm{~mA}$ | 3 V |  |  | 0.36 | Q | 0.44 |  | 0.44 |  |
|  | $\mathrm{IOL}=24 \mathrm{~mA}$ | 4.5 V |  |  | 0.36 |  | 0.44 |  | 0.44 |  |
|  |  | 5.5 V |  |  | 0.36 |  | 0.44 |  | 0.44 |  |
|  | $\mathrm{IOL}=75 \mathrm{~mA} \dagger$ | 5.5 V |  |  |  |  | 1.65 |  | 1.65 |  |
| I | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{CC}}$ or GND | 5.5 V |  |  | $\pm 0.1$ |  | $\pm 1$ |  | $\pm 1$ | $\mu \mathrm{A}$ |
| IOZ | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {CC }}$ or GND | 5.5 V |  |  | $\pm 0.5$ |  | $\pm 5$ |  | $\pm 5$ | $\mu \mathrm{A}$ |
| ICC | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}$ or GND, $\quad \mathrm{IO}=0$ | 5.5 V |  |  | 8 |  | 80 |  | 80 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\mathrm{i}}$ | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND | 5 V |  | 4.5 |  |  |  |  |  | pF |
| $\mathrm{C}_{0}$ | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {CC }}$ or GND | 5 V |  | 12 |  |  |  |  |  | pF |

$\dagger$ Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms .
timing requirements over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

|  |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 54AC16373 |  | 74AC16373 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $t_{\text {w }}$ | Pulse duration, LE high | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {su }}$ | Setup time, data before LE $\downarrow$ | 1.5 |  | 1.5 |  | 1.5 |  | ns |
| $\mathrm{th}^{\text {h }}$ | Hold time, data after LE $\downarrow$ | 3 |  | 3 |  | 3 |  | ns |

timing requirements over recommended operating free-air temperature range,
$\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

|  |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 54AC16373 |  | 74AC16373 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $t_{w}$ | Pulse duration, LE high | 4 |  | 4 |  | 4 |  | ns |
| $\mathrm{t}_{\mathrm{su}}$ | Setup time, data before LE $\downarrow$ | 1.5 |  | 1.5 |  | 1.5 |  | ns |
| $t_{\text {h }}$ | Hold time, data after LE $\downarrow$ | 2.5 |  | 2.5 |  | 2.5 |  | ns |

switching characteristics over recommended operating free-air temperature range,
$\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | 54AC16373 |  | 74AC16373 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| tPLH | D | Q | 3.7 | 10.6 | 13.4 | 3.7 | 15.1 | 3.7 | 15.1 | ns |
| tPHL |  |  | 4.3 | 11.3 | 14 | 4.3 | 14.8 | 4.3 | 14.8 |  |
| tPLH | LE | Q | 4.6 | 12.9 | 15.8 | 4.6 | 48.6 | 4.6 | 18.6 | ns |
| tPHL |  |  | 4.5 | 12.1 | 14.6 | 4.5 | 16.4 | 4.5 | 16.4 |  |
| tPZH | $\overline{O E}$ | Q | 4.2 | 11.8 | 14.8 | 4.2 | 17.5 | 4.2 | 17.5 | ns |
| tPZL |  |  | 5.4 | 16.3 | 19.8 | 5.4 | 22.3 | 5.4 | 22.3 |  |
| tPHZ | $\overline{\mathrm{OE}}$ | Q | 4.2 | 7.9 | 9.5 | $\bigcirc$ | 10.2 | 4.2 | 10.2 | ns |
| tplZ |  |  | 3.8 | 7.1 | 8.9 | 3.8 | 9.8 | 3.8 | 9.8 |  |

switching characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | 54AC16373 |  | 74AC16373 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| tPLH | D | Q | 3.1 | 6.7 | 8.5 | 3.1 | 9.7 | 3.1 | 9.7 | ns |
| tPHL |  |  | 3.5 | 7.3 | 9.1 | 3.5 | 10.1 | 3.5 | 10.1 |  |
| tPLH | LE | Q | 3.8 | 8.2 | 10.2 | 3.8 | 41.9 | 3.8 | 11.9 | ns |
| tPHL |  |  | 3.6 | 7.8 | 9.7 | 3.6 | 10.9 | 3.6 | 10.9 |  |
| tPZH | $\overline{\mathrm{OE}}$ | Q | 3.5 | 7.4 | 9.4 | 3.5 | 10.8 | 3.5 | 10.8 | ns |
| tPZL |  |  | 4.3 | 9.1 | 11.3 | 4.3 | 12.8 | 4.3 | 12.8 |  |
| tPHZ | $\overline{O E}$ | Q | 3.9 | 6.6 | 8 | $\bigcirc$ | 8.8 | 3.9 | 8.8 | ns |
| tPLZ |  |  | 3.7 | 5.9 | 7.4 | 3.7 | 8.1 | 3.7 | 8.1 |  |

operating characteristics, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  |  | TEST CONDITIONS |  | TYP | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {pd }}$ | Power dissipation capacitance per latch | Outputs enabled | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$, | $\mathrm{f}=1 \mathrm{MHz}$ | 43 | pF |
|  |  | Outputs disabled |  |  | 5 |  |

## PARAMETER MEASUREMENT INFORMATION



| TEST | S1 |
| :---: | :---: |
| $\mathrm{t}^{\mathrm{t} L H} / \mathrm{t}_{\mathrm{PHL}}$ | Open |
| $\mathrm{t}^{\mathrm{t} L Z} / \mathrm{t}_{\mathrm{PZL}}$ | $2 \times \mathrm{V}_{\mathrm{CC}}$ |
| $\mathrm{t}_{\mathrm{PHZ}} / \mathrm{t} \mathrm{PZH}$ | GND |




NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 1 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}}=3 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}}=3 \mathrm{~ns}$.
D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

## IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with Tl's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. Tl's publication of information regarding any third party's products or services does not constitute Tl's approval, warranty or endorsement thereof.

