

## CY54/74FCT841T

SCCS035 - September 1994 - Revised March 2000

# 10-Bit Latch

#### **Features**

- · Function, pinout, and drive compatible with FCT, F, and AM29841 logic
- FCT-C speed at 5.5 ns max. (Com'l) FCT-B speed at 6.5 ns max. (Com'l)
- Reduced V<sub>OH</sub> (typically = 3.3V) versions of equivalent FCT functions
- · Edge-rate control circuitry for significantly improved noise characteristics
- · Power-off disable feature
- · Matched rise and fall times
- ESD > 2000V
- Fully compatible with TTL input and output logic levels
- Sink current

64 mA (Com'l), 32 mA (Mil) 32 mA (Com'l), 12 mA (Mil)

Source current


- · High-speed parallel latches
- · Buffered common latch enable input

#### **Functional Description**


The FCT841T bus interface latch is designed to eliminate the extra packages required to buffer existing latches and provide extra data width for wider address/data paths or buses carrying parity. The FCT841T is a buffered 10-bit wide version of the FCT373 function.

The FCT841T high-performance interface is designed for high-capacitance load drive capability while providing low-capacitance bus loading at both inputs and outputs. Outputs are designed for low-capacitance bus loading in the high impedance state and are designed with a power-off disable feature to allow for live insertion of boards.

## **Functional Block Diagram**



#### **Logic Block Diagram**



## **Pin Configurations** DIBLOSOBISOIO

DIP/QSOP/SOIC						
	Top Vi	ew				
	$\overline{}$	_				
OE [	1	24 🗖 V <sub>CC</sub>				
$D_0$	2	23 Y <sub>0</sub>				
D <sub>1</sub>	3	22 📮 Y <sub>1</sub>				
$D_2$	4	21 Y <sub>2</sub>				
D <sub>3</sub>	5	20 📮 Y <sub>3</sub>				
D <sub>4</sub>	6	19 📙 Y <sub>4</sub>				
D <sub>5</sub>	7	18 🔲 Y <sub>5</sub>				
D <sub>6</sub>	8	17 🗖 Y <sub>6</sub>				
D <sub>7</sub>	9	16 🗖 Y <sub>7</sub>				
D <sub>8</sub>	10	15 Y <sub>8</sub>				
D <sub>9</sub>	11	14 🛭 Y <sub>9</sub>				
GND	12	13 LE				



## **Pin Description**

Name	I/O	Description						
D	I	The latch data inputs.						
LE	I	The latch enable input. The latches are transparent when LE is HIGH. Input data is latched on the HIGH-to-LOW transition.						
Υ	0	The three-state latch outputs.						
ŌĒ	I	The output enable control. When the $\overline{OE}$ is LOW, the outputs are enabled. When $\overline{OE}$ is HIGH, the outputs $Y_1$ are in the high impedance (off) state.						

## Function Table<sup>[1]</sup>

	Inputs		Internal	Outputs	
ŌĒ	LE	D	0	Y	Function
H H H	X H H	X L H	X L H	Z Z Z	High Z
Н	L	X	NC	Z	Latched (High Z)
L L	H H	L H	L H	L H	Transparent
L	L	Х	NC	NC	Latched

## Maximum Ratings<sup>[2, 3]</sup>

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature .....-65°C to +150°C

Ambient Temperature with

Power Applied ......-65°C to +135°C Supply Voltage to Ground Potential .....-0.5V to +7.0V DC Input Voltage......-0.5V to +7.0V DC Output Voltage ...... -0.5V to +7.0V

DC Output Current (Maximum Sink Current/Pin)	120 mA
Power Dissipation	0.5W
Static Discharge Voltage	>2001V
(per MIL-STD-883, Method 3015)	

## **Operating Range**

Range	Range	Ambient Temperature	V <sub>CC</sub>		
Commercial	All	–40°C to +85°C	5V ± 5%		
Military <sup>[4]</sup>	All	–55°C to +125°C	5V ± 10%		

#### Notes:

- H = HIGH Voltage Level, L = LOW Voltage Level, X = Don't Care, NC = No Change, Z = High Impedance.
   Unless otherwise noted, these limits are over the operating free-air temperature range.
   Unused inputs must always be connected to an appropriate logic voltage level, preferably either V<sub>CC</sub> or ground.
   T<sub>A</sub> is the "instant on" case temperature.



## **Electrical Characteristics** Over the Operating Range

Parameter	Description	Description Test Conditions					Unit
V <sub>OH</sub>	Output HIGH Voltage	$V_{CC}$ = Min., $I_{OH}$ = -32 mA	Com'l	2.0			V
		V <sub>CC</sub> = Min., I <sub>OH</sub> = -15 mA	Com'l	2.4	3.3		V
		V <sub>CC</sub> = Min., I <sub>OH</sub> = -12 mA	Mil	2.4	3.3		V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 64 mA	Com'l		0.3	0.55	V
		V <sub>CC</sub> = Min., I <sub>OL</sub> = 32 mA	Mil		0.3	0.55	V
V <sub>IH</sub>	Input HIGH Voltage			2.0			V
V <sub>IL</sub>	Input LOW Voltage					0.8	V
V <sub>H</sub>	Hysteresis <sup>[6]</sup>	All inputs			0.2		V
V <sub>IK</sub>	Input Clamp Diode Voltage	V <sub>CC</sub> = Min., I <sub>IN</sub> = -18 mA			-0.7	-1.2	V
I <sub>I</sub>	Input HIGH Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = V <sub>CC</sub>				5	μΑ
I <sub>IH</sub>	Input HIGH Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = 2.7V				±1	μΑ
I <sub>IL</sub>	Input LOW Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = 0.5V				±1	μΑ
I <sub>OZH</sub>	Off State HIGH-Level Output Current	$V_{CC} = Max., V_{OUT} = 2.7V$				10	μА
I <sub>OZL</sub>	Off State LOW-Level Output Current	$V_{CC} = Max., V_{OUT} = 0.5V$				-10	μΑ
Ios	Output Short Circuit Current[7]	$V_{CC} = Max., V_{OUT} = 0.0V$		-60	-120	-225	mA
I <sub>OFF</sub>	Power-Off Disable	$V_{CC} = 0V$ , $V_{OUT} = 4.5V$				±1	μΑ

# Capacitance<sup>[6]</sup>

Parameter	Description	Typ. <sup>[5]</sup>	Max.	Unit
C <sub>IN</sub>	Input Capacitance	5	10	pF
C <sub>OUT</sub>	Output Capacitance	9	12	pF

#### Notes:

Typical values are at V<sub>CC</sub>=5.0V, T<sub>A</sub>=+25°C ambient.
 This parameter is specified but not tested.
 Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high-speed test apparatus and/or sample and hold techniques are preferable in order to minimize internal chip heating and more accurately reflect operational values. Otherwise prolonged shorting of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parametric tests. In any sequence of parameter tests, I<sub>OS</sub> tests should be performed last.



## **Power Supply Characteristics**

Parameter	Description	Test Conditions	Typ. <sup>[5]</sup>	Max.	Unit
I <sub>CC</sub>	Quiescent Power Supply Current	$V_{CC} = Max., V_{IN} \le 0.2V, V_{IN} \ge V_{CC}-0.2V$	0.1	0.2	mA
Δl <sub>CC</sub>	Quiescent Power Supply Current (TTL inputs HIGH)	$V_{CC} = Max., V_{IN} = 3.4V, f_1 = 0, Outputs Open^{[8]}$	0.5	2.0	mA
I <sub>CCD</sub>	Dynamic Power Supply Current <sup>[9]</sup>	$V_{CC}$ = Max., 50% Duty Cycle, Outputs Open, One Input Toggling, $\overline{OE}$ =GND, LE = $V_{CC}$ , $V_{IN} \le 0.2 V$ or $V_{IN} \ge V_{CC}$ -0.2 V	0.06	0.12	mA/MHz
I <sub>C</sub>	Total Power Supply Current <sup>[10]</sup>	$V_{CC}=$ Max., 50% Duty Cycle, Outputs Open, One Bit Toggling at f <sub>1</sub> =10 MHz, $\overline{OE}=$ GND, LE = $V_{CC}$ , $V_{IN} \le 0.2 V$ or $V_{IN} \ge V_{CC}-0.2 V$	0.7	1.4	mA
		$V_{CC}$ = Max., 50% Duty Cycle, Outputs Open, One Bit Toggling at f <sub>1</sub> =10 MHz, $\overline{OE}$ = GND, LE = $V_{CC}$ , $V_{IN}$ = 3.4V or $V_{IN}$ = GND	1.0	2.4	mA
		$\begin{aligned} &V_{CC} = \text{Max., } 50\% \text{ Duty Cycle, Outputs Open,} \\ &\underline{\text{Ten Bits Toggling at }} f_1 = 2.5 \text{ MHz,} \\ &\underline{\text{OE}} = \text{GND, } LE = V_{CC}, \\ &V_{IN} \leq 0.2 \text{V or } V_{IN} \geq V_{CC} - 0.2 \text{V} \end{aligned}$	1.0	3.2 <sup>[11]</sup>	mA
		$\begin{aligned} & V_{CC}\text{=}\text{Max., 50\% Duty Cycle, Outputs Open,} \\ & \underline{\text{Ten Bits Toggling at f}_1 = 2.5 \text{ MHz,}} \\ & \underline{\text{OE}} = \text{GND, LE} = V_{CC}, \\ & V_{\text{IN}} = 3.4 \text{V or V}_{\text{IN}} = \text{GND} \end{aligned}$	4.1	13.2 <sup>[11]</sup>	mA

#### Notes:

Notes:

8. Per TTL driven input (V<sub>IN</sub>=3.4V); all other inputs at V<sub>CC</sub> or GND.

9. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.

10. I<sub>C</sub> = I<sub>QUIESCENT</sub> + I<sub>NPUTS</sub> + I<sub>DYNAMIC</sub>
I<sub>C</sub> = I<sub>CC</sub>+ΔI<sub>CC</sub>D<sub>H</sub>N<sub>T</sub>+I<sub>CCD</sub>(f<sub>0</sub>/2 + f<sub>1</sub>N<sub>1</sub>)
I<sub>CC</sub> = Quiescent Current with CMOS input levels

ΔI<sub>CC</sub> = Power Supply Current for a TTL HIGH input (V<sub>IN</sub>=3.4V)
D<sub>H</sub> = Duty Cycle for TTL inputs HIGH
N<sub>T</sub> = Number of TTL inputs at D<sub>H</sub>
I<sub>CCD</sub> = Dynamic Current caused by an input transition pair HLH or LHL)
f<sub>0</sub> = Clock frequency for registered devices, otherwise zero
f<sub>1</sub> = Input signal frequency
N<sub>1</sub> = Number of inputs changing at f<sub>1</sub>
All currents are in milliamps and all frequencies are in megahertz.

N<sub>1</sub> = Number of inputs changing at f<sub>1</sub>
All currents are in milliamps and all frequencies are in megahertz.

11. Values for these conditions are examples of the I<sub>CC</sub> formula. These limits are specified but not tested.



## Switching Characteristics Over the Operating Range<sup>[12]</sup>

				FCT8	41AT		FCT8	41BT	FCT8	41CT		
			Mili	Military		mmercial Commercial Commercial		Commercial			Fig	
Parameter	Description	Test Load	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Fig. No. <sup>[13]</sup>
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay D <sub>1</sub> to Y <sub>1</sub> (L =HIGH)	$C_L = 50 \text{ pF}$ $R_L = 500\Omega$	1.5	10.0	1.5	9.0	1.5	6.5	1.5	5.5	ns	1, 3
	Propagation Delay D <sub>1</sub> to Y <sub>1</sub> (LE=HIGH)	$C_L = 300 \text{ pF}$ $R_L = 500\Omega$	1.5	15.0	1.5	13.0	1.5	13.0	1.5	13.0	ns	1, 3
t <sub>SU</sub>	Data to LE Set-Up Time	$C_L = 50 \text{ pF}$ $R_L = 500\Omega$	2.5		2.5		2.5		2.5		ns	9
t <sub>H</sub>	Data to LE Hold Time	$C_L = 50 \text{ pF}$ $R_L = 500\Omega$	3.0		2.5		2.5		2.5		ns	9
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay LE to Y <sub>1</sub>	$C_L = 50 \text{ pF}$ $R_L = 500\Omega$	1.5	13.0	1.5	12.0	1.5	8.0	1.5	6.4	ns	1, 3
	Propagation Delay LE to Y <sub>1</sub> <sup>[12]</sup>	$C_L = 300 \text{ pF}$ $R_L = 500\Omega$	1.5	20.0	1.5	16.0	1.5	15.5	1.5	15.0	ns	1, 3
t <sub>W</sub>	LE Pulse Width (HIGH)	$C_L = 50 \text{ pF}$ $R_L = 500\Omega$	5.0		4.0		4.0		4.0		ns	5
t <sub>PZH</sub>	Output Enable Time OE to Y <sub>1</sub>	$C_L = 50 \text{ pF}$ $R_L = 500\Omega$	1.5	13.0	1.5	11.5	1.5	8.0	1.5	6.5	ns	1, 7, 8
	Output Enable Time OE to Y <sub>1</sub> <sup>[12]</sup>	$C_L = 300 \text{ pF}$ $R_L = 500\Omega$	1.5	25.0	1.5	23.0	1.5	14.0	1.5	12.0	ns	1, 7, 8
t <sub>PHZ</sub>	Output Disable Time OE to Y <sub>1</sub> <sup>[12]</sup>	$C_L = 5 \text{ pF}$ $R_L = 500\Omega$	1.5	9.0	1.5	7.0	1.5	6.0	1.5	5.7	ns	1, 7, 8
	Output Disable Time OE to Y <sub>1</sub>	$C_L = 50 \text{ pF}$ $R_L = 500\Omega$	1.5	10.0	1.5	8.0	1.5	7.0	1.5	6.0	ns	1, 7, 8

# **Ordering Information**

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
5.5	CY74FCT841CTQCT	Q13	24-Lead (150-Mil) QSOP	Commercial
	CY74FCT841CTSOC/SOCT	S13	24-Lead (300-Mil) Molded SOIC	
6.5	CY74FCT841BTPC	P13/P13A	24-Lead (300-Mil) Molded DIP	Commercial
9.0	CY74FCT841ATSOC/SOCT	S13	24-Lead (300-Mil) Molded SOIC	Commercial
10.0	CY54FCT841ATDMB	D14	24-Lead (300-Mil) CerDIP	Military

## Notes:


Document #: 38-00273-B

Minimum limits are specified but not tested on Propagation Delays.
 See "Parameter Measurement Information" in the General Information section.




## **Package Diagrams**

# **24-Lead (300-Mil) CerDIP D14** MIL-STD-1835 D-9Config.A




## 24-Lead (300-Mil) Molded DIP P13/P13A







## Package Diagrams (continued)

#### 24-Lead Quarter Size Outline Q13










DIMENSIONS IN INCHES  $\frac{\text{MIN.}}{\text{MAX.}}$  LEAD COPLANARITY 0.004 MAX.

## 24-Lead (300-Mil) Molded SOIC S13



DIMENSIONS IN INCHES MIN. MAX.
LEAD COPLANARITY 0.004 MAX.





## **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated