SCBS186A - FEBRUARY 1991 - REVISED JULY 1994


- State-of-the-Art EPIC-IIB™ BiCMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical V_{OLP} (Output Ground Bounce)
 1 V at V_{CC} = 5 V, T_A = 25°C
- High-Drive Outputs (-32-mA I_{OH}, 64-mA I_{OL})
- Package Options Include Plastic Small-Outline (DW) and Shrink Small-Outline (DB) Packages, Ceramic Chip Carriers (FK), and Plastic (N) and Ceramic (J) DIPs

description


The 'ABT533 are 8-bit transparent D-type latches with 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

When the latch-enable (LE) input is high, the \overline{Q} outputs follow the complements of the data (D) inputs. When LE is taken low, the \overline{Q} outputs are latched at the inverse of the levels set up at the D inputs. The 'ABT533 provides inverted data at its outputs.

SN54ABT533 . . . J PACKAGE SN74ABT533 . . . DB, DW, OR N PACKAGE (TOP VIEW)



SN54ABT533 . . . FK PACKAGE (TOP VIEW)



A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components.

OE does not affect the internal operations of the latches. Previously stored data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74ABT533 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.


The SN54ABT533 is characterized for operation over the full military temperature range of -55° C to 125° C. The SN74ABT533 is characterized for operation from -40° C to 85° C.

EPIC-IIB is a trademark of Texas Instruments Incorporated

FUNCTION TABLE (each latch)


	INPUTS		ОИТРИТ
OE	LE	D	Q
L	Н	Н	L
L	Н	L	Н
L	L	Χ	\overline{Q}_0
Н	X	Χ	Z

logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



SCBS186A - FEBRUARY 1991 - REVISED JULY 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, V _{CC} –0.5 V to 7 V
Input voltage range, V _I (see Note 1)
Voltage range applied to any output in the high state or power-off state, V _O −0.5 V to 5.5 V
Current into any output in the low state, IO: SN54ABT533
SN74ABT533 128 mA
Input clamp current, I_{IK} ($V_I < 0$)
Output clamp current, I_{OK} ($V_O < 0$)
Maximum power dissipation at T _A = 55°C (in still air) (see Note 2): DB package 0.6 W
DW package 1.6 W
N package 1.3 W
Storage temperature range –65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the N package, which has a trace length of zero. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

recommended operating conditions (see Note 3)

		SN54ABT533		SN74ABT533		UNIT
		MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage	4.5	5.5	4.5	5.5	V
VIH	High-level input voltage	2	EN	2		V
V_{IL}	Low-level input voltage		0.8		0.8	V
٧ _I	Input voltage	0 <	Vcc	0	Vcc	V
IOH	High-level output current	ζ)	-24		-32	mA
loL	Low-level output current	200	48		64	mA
Δt /Δν	Input transition rise or fall rate	S. P.	10		10	ns/V
TA	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: Unused or floating inputs must be held high or low.

SN54ABT533, SN74ABT533 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCBS186A - FEBRUARY 1991 - REVISED JULY 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETER	TEST CONDITIONS		Т	T _A = 25°C			SN54ABT533		SN74ABT533			
PARAMETER	TEST CONDITIONS			MIN	TYP†	MAX	MIN	MAX	MIN	MAX	UNIT	
VIK	$V_{CC} = 4.5 \text{ V},$	I _I = -18 mA				-1.2		-1.2		-1.2	V	
	$V_{CC} = 4.5 \text{ V},$	$^{\prime}_{CC}$ = 4.5 V, I_{OH} = -3 mA					2.5		2.5			
\/a	V _{CC} = 5 V,	I _{OH} = −3 mA		3			3		3		V	
VOH	V _{CC} = 4.5 V	$I_{OH} = -24 \text{ mA}$		2			2				V	
	VCC = 4.5 V	$I_{OH} = -32 \text{ mA}$		2*					2			
\/a.	V 45V	I _{OL} = 48 mA				0.55		0.55			V	
VOL	V _{CC} = 4.5 V	I _{OL} = 64 mA				0.55*				0.55	V	
lį	$V_{CC} = 5.5 V$,	V _I = V _{CC} or GNE)			±1		± 1		±1	μΑ	
lozh	$V_{CC} = 5.5 V$,	V _O = 2.7 V				10‡		2 10‡		10‡	μΑ	
lozL	$V_{CC} = 5.5 \text{ V}, V_{O} = 0.5 \text{ V}$				-10‡		-10‡		-10‡	μΑ		
I _{off}	$V_{CC} = 0$,	V_I or $V_O \le 4.5 \text{ V}$				±150	S			±150	μΑ	
ICEX	$V_{CC} = 5.5 V$,	V _O = 5.5 V	Outputs high			50	9	50		50	μΑ	
ΙΟ§	$V_{CC} = 5.5 V$,	V _O = 2.5 V	_	-50	-140	-180	-50	-180	-50	-180	mA	
	V _{CC} = 5.5 V, I _O = 0, V _I = V _{CC} or GND		Outputs high		1	250		250		250	μΑ	
Icc		Outputs low		24	30		30		30	mA		
	1 1 - 100 01 01	ND	Outputs disabled		0.5	250		250		250	μΑ	
	V _{CC} = 5.5 V,		Outputs enabled			1.5		1.5		1.5		
ΔI_{CC}	One input at 3.4 V,	Outputs disabled			1.5		1.5		1.5	mA		
	Other inputs at V _{CC} or GND		Control inputs			1.5		1.5		1.5		
C _i	V _I = 2.5 V or 0.5 V			3						pF		
Co	V _O = 2.5 V or 0.5 V				9						pF	

^{*} On products compliant to MIL-STD-883, Class B, this parameter does not apply.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

			$V_{CC} = 5 \text{ V},$ $T_A = 25^{\circ}\text{C}$		SN54ABT533		SN74ABT533		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
t _W	t _W Pulse duration, LE high		3.3		3.3	10,01	3.3		ns
t _{su}	Setup time, data before LE↓	High or low	2.1		2.1	1/1	2.1		ns
t _h	Hold time, data after LE \downarrow	High or low	1.5§		1.5§		1.5§		ns

[†] All typical values are at $V_{CC} = 5 \text{ V}$.

[‡] This data sheet limit may vary among suppliers.

[§] Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

 $[\]P$ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.


SN54ABT533, SN74ABT533 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCBS186A - FEBRUARY 1991 - REVISED JULY 1994

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)			CC = 5 V 4 = 25°C	/, ;	SN54A	BT533	SN74A	BT533	UNIT		
	(INPOT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX			
^t PLH	D	Q	1.9	4.2	5.4	1.9	6.7	1.9	6.4			
^t PHL		Q	3.1	4.9	6.3	3.1	6.9	3.1	6.6	ns		
^t PLH	LE	Q	2.7	4.9	6.2	2.7	7.6	2.7	7.3			
^t PHL		Q	3.5	5.4	6.8	3.5 <	7.5	3.5	7.3	ns		
^t PZH	ŌĒ	Q	1.6	3.7	4.8	1.6	5.8	1.6	5.7			
^t PZL	OE	Q	2.4	4.2	6.2	2.4	6.9	2.4	6.7	ns		
^t PHZ	ŌĒ	OF.	Q	_	2.8	5.1	6.2	2.8	7.2	2.8	6.9	
t _{PLZ}		Q	2	4.1	6	2	6.9	2	6.5	ns		

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated