SN54ABT841, SN74ABT841A **10-BIT BUS-INTERFACE D-TYPE LATCHES** WITH 3-STATE OUTPUTS

SN54ABT841 . . . JT OR W PACKAGE

SN74ABT841A . . . DB, DW, NT, OR PW PACKAGE

SCBS196D - FEBRUARY 1991 - REVISED MAY 1997

- State-of-the-Art *EPIC*-II*B*[™] BiCMOS Design Significantly Reduces Power Dissipation
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per **JEDEC Standard JESD-17**
- Typical V_{OLP} (Output Ground Bounce) < 1 V at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$
- **High-Impedance State During Power Up** and Power Down
- High-Drive Outputs (-32-mA IOH, 64-mA IOL)
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), Ceramic Flat (W) Package, and Plastic (NT) and Ceramic (JT) DIPs

description


The SN54ABT841 and SN74ABT841A 10-bit latches are designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The ten transparent D-type latches provide true data at their outputs.

A buffered output-enable (OE) input can be used to place the ten outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

| (TOP VIEW) | | | | | | | | |
|------------|----|----|-------------------------|--|--|--|--|--|
| OE [| | 24 | V _{CC} 1Q | | | | | |
| 1D [| | 23 |] 1Q | | | | | |
| 2D [| | 22 |] 2Q | | | | | |
| 3D [| | 21 |] 3Q | | | | | |
| 4D [| | |] 4Q | | | | | |
| 5D [| | 19 |] 5Q | | | | | |
| 6D [| 7 | 18 |] 6Q | | | | | |
| 7D [| | 17 |] 7Q | | | | | |
| 8D [| | 16 |] 8Q | | | | | |
| 9D [| | 15 | | | | | | |
| 10D [| 11 | 14 |] 10Q | | | | | |
| GND [| 12 | 13 |] LE | | | | | |
| | | | • | | | | | |

SN54ABT841 ... FK PACKAGE (TOP VIEW)



NC - No internal connection

OE does not affect the internal operations of the latch. Previously stored data can be retained or new data can be entered while the outputs are in the high-impedance state.

When V_{CC} is between 0 and 2.1 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 2.1 V, OE should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABT841 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ABT841A is characterized for operation from -40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC-IIB is a trademark of Texas Instruments Incorporated.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SN54ABT841, SN74ABT841A 10-BIT BUS-INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS SCBS196D - FEBRUARY 1991 - REVISED MAY 1997


| | FUNCTION TABLE | | | | | | | | | | |
|----|----------------|--------|----------------|--|--|--|--|--|--|--|--|
| | INPUTS | OUTPUT | | | | | | | | | |
| OE | LE | D | Q | | | | | | | | |
| L | Н | Н | Н | | | | | | | | |
| L | Н | L | L | | | | | | | | |
| L | L | Х | Q ₀ | | | | | | | | |
| н | Х | Х | Z | | | | | | | | |

logic symbol[†]



 † This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DB, DW, JT, NT, PW, and W packages.

logic diagram (positive logic)



Pin numbers shown are for the DB, DW, JT, NT, PW, and W packages.



SN54ABT841, SN74ABT841A 10-BIT BUS-INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS SCBS196D - FEBRUARY 1991 - REVISED MAY 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

| Supply voltage range, V _{CC} | –0.5 V to 7 V |
|--|-----------------|
| Input voltage range, V _I (see Note 1) | |
| Voltage range applied to any output in the high or power-off state, V _O | –0.5 V to 5.5 V |
| Current into any output in the low state, I _O : SN54ABT841 | 96 mA |
| SN74ABT841A | 128 mA |
| Input clamp current, I _{IK} (V _I < 0) | –18 mA |
| Output clamp current, I _{OK} (V _O < 0) | |
| Package thermal impedance, θ_{JA} (see Note 2): DB package | 104°C/W |
| DW package | 81°C/W |
| NT package | 67°C/W |
| PW package | 120°C/W |
| Storage temperature range, T _{stg} | –65°C to 150°C |

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51, except for through-hole packages, which use a trace length of zero.

recommended operating conditions (see Note 3)

| | | SN54ABT841 | | SN74ABT841A | | UNIT |
|---------------------|------------------------------------|------------|-----|-------------|-----|------|
| | | MIN | MAX | MIN | MAX | UNIT |
| VCC | Supply voltage | 4.5 | 5.5 | 4.5 | 5.5 | V |
| VIH | High-level input voltage | 2 | | 2 | | V |
| VIL | Low-level input voltage | | 0.8 | | 0.8 | V |
| VI | Input voltage | 0 | VCC | 0 | VCC | V |
| ЮН | High-level output current | | -24 | | -32 | mA |
| IOL | Low-level output current | | 48 | | 64 | mA |
| Δt/Δv | Input transition rise or fall rate | | 5 | | 5 | ns/V |
| Δt/ΔV _{CC} | Power-up ramp rate | 200 | | 200 | | μs/V |
| TA | Operating free-air temperature | -55 | 125 | -40 | 85 | °C |

NOTE 3: Unused inputs must be held high or low to prevent them from floating.



SN54ABT841, SN74ABT841A 10-BIT BUS-INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS SCBS196D – FEBRUARY 1991 – REVISED MAY 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| | TEST CONDITIONS | | Т | T _A = 25°C | | | BT841 | SN74AB | LINUT | |
|--------------------|--|---|-----|-----------------------|-------|-----|-------|--------|-------|------|
| PARAMETER | TEST CONDIT | IONS | MIN | TYP† | MAX | MIN | MAX | MIN | MAX | UNIT |
| VIK | V _{CC} = 4.5 V, | lj = –18 mA | | | -1.2 | | -1.2 | | -1.2 | V |
| | V _{CC} = 4.5 V, | I _{OH} = -3 mA | 2.5 | | | 2.5 | | 2.5 | | |
| Maria | V _{CC} = 5 V, | I _{OH} = -3 mA | 3 | | | 3 | | 3 | | V |
| VOH | V _{CC} = 4.5 V | I _{OH} = -24 mA | 2 | | | 2 | | | | V |
| | VCC = 4.5 V | I _{OH} = -32 mA | 2* | | | | | 2 | | |
| Vei | V _{CC} = 4.5 V | I _{OL} = 48 mA | | | 0.55 | | 0.55 | | | V |
| VOL | VCC = 4.5 V | I _{OL} = 64 mA | | | 0.55* | | | | 0.55 | v |
| V _{hys} | | | | 100 | | | | | | mV |
| Ц | $V_{CC} = 0$ to 5.5 V, | $V_I = V_{CC}$ or GND | | | ±1 | | ±1 | | ±1 | μΑ |
| IOZPU [‡] | $V_{CC} = 0$ to 2.1 V, $V_O = 0.5$ V to 2.7 V, $\overline{OE} = X$ | | | | ±50 | | ±50 | | ±50 | μA |
| IOZPD [‡] | $V_{CC} = 2.1 \text{ V to } 0, V_{O} = 0.5 \text{ V to } 2.7 \text{ V}, \overline{OE} = X$ | | | | ±50 | | ±50 | | ±50 | μΑ |
| IOZH | $V_{CC} = 2.1 \text{ V to } 5.5 \text{ V}, V_{O} = 2.7 \text{ V}, \overline{OE} \ge 2 \text{ V}$ | | | | 10 | | 10 | | 10 | μΑ |
| IOZL | $V_{CC} = 2.1 V$ to 5.5 V, $V_{O} = 0.8$ | 5 V, OE ≥ 2 V | | | -10 | | -10 | | -10 | μΑ |
| loff | $V_{CC} = 0,$ | V _I or V _O \leq 4.5 V | | | ±100 | | | | ±100 | μΑ |
| ICEX | V_{CC} = 5.5 V, V_{O} = 5.5 V | Outputs high | | | 50 | | 50 | | 50 | μΑ |
| ۱ _О § | V _{CC} = 5.5 V, | V _O = 2.5 V | -50 | -140 | -180 | -50 | -180 | -50 | -180 | mA |
| | | Outputs high | | 1** | 250** | | 280 | | 250 | μΑ |
| ICC | $V_{CC} = 5.5 \text{ V}, I_O = 0,$ $V_I = V_{CC} \text{ or GND}$ | Outputs low | | 24** | 38¶** | | 45¶ | | 38¶ | mA |
| | | Outputs disabled | | 0.5** | 250** | | 280 | | 250 | μΑ |
| | $V_{CC} = 5.5 V_{2}$ | Outputs enabled | | | 1.5 | | 1.5 | | 1.5 | mA |
| $\Delta ICC^{\#}$ | One input at 3.4 V, | Outputs disabled | | | 250** | | 280 | | 250 | μΑ |
| | Other inputs at V _{CC} or GND | Control inputs | | | 1.5 | | 1.5 | | 1.5 | mA |
| Ci | V _I = 2.5 V or 0.5 V | | | 4 | | | | | | pF |
| Co | V _O = 2.5 V or 0.5 V | | | 7 | | | | | | рF |

* On products compliant to MIL-PRF-38535, this parameter does not apply.

** These limits apply only to the SN74ABT841A.

[†] All typical values are at $V_{CC} = 5 V$.

[‡]This parameter is characterized, but not production tested.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

¶ This limit may vary among suppliers.

This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

| | | | | = 5 V, 25°C | SN54A | BT841 | SN74AB | T841A | UNIT |
|-----|--|------|-----|----------------|-------|-------|--------|-------|------|
| | | | MIN | MAX | MIN | MAX | MIN | MAX | |
| tw | Pulse duration, LE high or low | | 3.3 | | 3.3 | | 3.3 | | ns |
| | t_{SU} Setup time, data before LE \downarrow | High | 2.5 | | 2.5 | | 2.5 | | |
| ۲su | | Low | 1.5 | | 1.5 | | 1.5 | | ns |
| | | High | 1.5 | | 1.5 | | 1.5 | | |
| Чh | t_h Hold time, data after LE \downarrow | | 1.5 | | 2 | | 1.5 | | ns |



SN54ABT841, SN74ABT841A 10-BIT BUS-INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS SCBS196D – FEBRUARY 1991 – REVISED MAY 1997

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | V (| CC = 5 V A = 25°C | !, ; | MIN | мах | UNIT |
|------------------|-----------------|----------------|------|----------------------|---------|------|-----|------|
| | | | MIN | TYP | MAX | | | |
| ^t PLH | D | Q | 1† | 4.1 | 5.5 | 1† | 6.8 | |
| ^t PHL | | Q | 1.5† | 4 | 5.5 | 1.5† | 6.8 | ns |
| ^t PLH | LE | Q | 1.6† | 4.1 | 6.6† | 1.6† | 7.4 | |
| ^t PHL | | Q | 2† | 4.6 | 6.2 | 2† | 6.8 | ns |
| ^t PZH | ŌĒ | Q | 1 | 3 | 4.9† | 1 | 5.8 | |
| tPZL | | Q | 2.2 | 4.1 | 5.7† | 2.2 | 6.5 | ns |
| ^t PHZ | | Q | 2† | 4.7 | 6.2 | 2† | 7.2 | |
| t _{PLZ} | OE | | 1.5† | 4.6 | 6.1 | 1.5† | 6.6 | ns |

[†] This data sheet limit may vary among suppliers.


switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | V(T, | CC = 5 V A = 25°C | /, ; | MIN | МАХ | UNIT |
|------------------|-----------------|----------------|----------|----------------------|---------|------|------|------|
| | | MIN | TYP | MAX | | | | |
| tPLH | D | Q | 1.4† | 4.1 | 5.5 | 1.4† | 6.2† | 200 |
| ^t PHL | | Q | 1.5† | 4 | 5.5 | 1.5† | 6.2 | ns |
| ^t PLH | LE | Q | 2.1† | 4.1 | 5.9† | 2.1† | 6.5† | ns |
| ^t PHL | | Q | 2.4† | 4.6 | 6.2 | 2.4† | 6.7 | 115 |
| ^t PZH | OE | Q | 1 | 3 | 4.7† | 1 | 5.3† | ns |
| ^t PZL | ÛE | Q | 2.2 | 4.1 | 5.7† | 2.2 | 6.3† | 115 |
| ^t PHZ | | Q | 2.6† | 4.7 | 6.2 | 2.6† | 7.1 | 20 |
| ^t PLZ | OE | Q | 1.9† | 4.6 | 6.1 | 1.9† | 6.5 | ns |

[†] This data sheet limit may vary among suppliers.



SN54ABT841, SN74ABT841A 10-BIT BUS-INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS SCBS196D – FEBRUARY 1991 – REVISED MAY 1997



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns. D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated