SN54AHC373, SN74AHC373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCLS235G - OCTOBER 1995 - REVISED JANUARY 2000

- **EPIC™** (Enhanced-Performance Implanted **CMOS) Process**
- Operating Range 2-V to 5.5-V V_{CC}
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- **ESD Protection Exceeds 2000 V Per** MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- **Package Options Include Plastic** Small-Outline (DW), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) DIPs


description

The 'AHC373 devices are octal transparent D-type latches designed for 2-V to 5.5-V V_{CC} operation.


When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is low, the Q outputs are latched at the logic levels of the D inputs.

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

SN54AHC373 . . . J OR W PACKAGE SN74AHC373 . . . DB, DGV, DW, N, OR PW PACKAGE (TOP VIEW)



SN54AHC373 . . . FK PACKAGE (TOP VIEW)



OE does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54AHC373 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74AHC373 is characterized for operation from -40°C to 85°C.



testing of all parameters.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated


PRODUCTION DATA information is current as of publication date



FUNCTION TABLE (each latch)


	INPUTS	OUTPUT	
OE	LE	D	Q
L	Н	Н	Н
L	Н	L	L
L	L	Χ	Q ₀
Н	Χ	Χ	Z

logic symbol†



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



SCLS235G - OCTOBER 1995 - REVISED JANUARY 2000

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, V _{CC}		–0.5 V to 7 V
Input voltage range, V _I (see Note 1)		0.5 V to 7 V
Output voltage range, VO (see Note 1)		\dots -0.5 V to V _{CC} + 0.5 V
Input clamp current, I_{IK} ($V_I < 0$)		–20 mA
Output clamp current, IOK (VO < 0 or VO > VO	cc)	±20 mA
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$		
Continuous current through V _{CC} or GND		
Package thermal impedance, θ _{JA} (see Note 2	e): DB package	70°C/W
5	DGV package	92°C/W
	DW package	58°C/W
	N package	
	PW package	83°C/W
Storage temperature range, T _{stg}		–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 3)

			SN54A	HC373	SN74A	HC373	UNIT	
			MIN	MAX	MIN	MAX	UNII	
Vcc	Supply voltage		2	5.5	2	5.5	V	
		V _{CC} = 2 V	1.5		1.5			
V_{IH}	High-level input voltage	V _{CC} = 3 V	2.1		2.1		V	
		V _{CC} = 5.5 V	3.85		3.85			
		V _{CC} = 2 V		0.5		0.5		
V_{IL}	Low-level input voltage	V _{CC} = 3 V		0.9		0.9	V	
		$V_{CC} = 5.5 \text{ V}$		1.65		1.65		
٧ı	Input voltage		0	5.5	0	5.5	V	
Vo	Output voltage		0	VCC	0	VCC	V	
		V _{CC} = 2 V		-50		-50	μΑ	
IOH	High-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		-4		-4	mA	
		$V_{CC} = 5 V \pm 0.5 V$		-8		-8	IIIA	
		V _{CC} = 2 V		50		50	μΑ	
lOL	Low-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		4		4	mΛ	
		$V_{CC} = 5 V \pm 0.5 V$		8		8	mA	
Δt/Δν	Input transition rise or fall rate	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		100		100	ns/V	
Δι/Δν	Input transition rise or fall rate $VCC = 5 V \pm 0.5 V$			20		20	115/ V	
TA	Operating free-air temperature		-55	125	-40	85	°C	

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SN54AHC373, SN74AHC373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCLS235G - OCTOBER 1995 - REVISED JANUARY 2000

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	Vaa	T,	A = 25°(:	SN54A	HC373	SN74AI	UNIT	
PARAMETER	TEST CONDITIONS	vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
		2 V	1.9			1.9		1.9		
	I _{OH} = -50 μA	3 V	2.9			2.9		2.9		
V _{OH}		4.5 V	4.4			4.4		4.4		V
	$I_{OH} = -4 \text{ mA}$	3 V	2.58			2.48		2.48		
	I _{OH} = -8 mA	4.5 V	3.94			3.8		3.8		
		2 V			0.1		0.1		0.1	
	I _{OL} = 50 μA	3 V			0.1		0.1		0.1	.
VOL		4.5 V			0.1		0.1		0.1	V
	I _{OL} = 4 mA	3 V			0.36		0.5		0.44	
	I _{OL} = 8 mA	4.5 V			0.36		0.5		0.44	
Ц	V _I = V _{CC} or GND	0 V to 5.5 V			±0.1		±1*		±1	μΑ
loz	$V_I = V_{IH}$ or V_{IL} , $V_O = V_{CC}$ or GND	5.5 V			±0.25		±2.5		±2.5	μΑ
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			4		40		40	μΑ
Ci	$V_I = V_{CC}$ or GND	5 V		4	10				10	pF
Co	$V_O = V_{CC}$ or GND	5 V		6						pF

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested at $V_{CC} = 0 \text{ V}$.

timing requirements over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

		T _A = :	25°C	SN54AI	SN54AHC373 SN74 MIN MAX MII 5 4 4 1 1 4	SN74AI	HC373	UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t _W	Pulse duration, LE high	5		5		5		ns
t _{su}	Setup time, data before LE \downarrow	4		4		4		ns
th	Hold time, data after LE↓	1		1		1		ns

timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

		T _A = 2	25°C	SN54AI	HC373	SN74AI	HC373	UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t _W	Pulse duration, LE high	5		5		5		ns
t _{su}	Setup time, data before LE↓	4		4		4		ns
t _h	Hold time, data after LE↓	1		1		1		ns

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

DADAMETED	FROM	то	LOAD	T,	4 = 25°C	;	SN54A	HC373	SN74A	HC373	UNIT
PARAMETER I I I		CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
tpLH	D	Q	C _I = 15 pF		7.3*	11.4*	1*	13.5*	1	13.5	ns
t _{PHL}	Ь	Q	C[= 15 pr		7.3*	11.4*	1*	13.5*	1	13.5	115
tPLH	LE	Q	C 15 pF		7*	11*	1*	13*	1	13	ns
tPHL	LE	Q	C _L = 15 pF		7*	11*	1*	13*	1	13	115
^t PZH	ŌĒ	0	C. 15 pF		7.3*	11.4*	1*	13.5*	1	13.5	
tpzL	OE	Q	C _L = 15 pF		7.3*	11.4*	1*	13.5*	1	13.5	ns
tPHZ	ŌĒ	Q	C 15 pF		7*	10*	1*	12*	1	12	ns
tPLZ		OE	Q	C _L = 15 pF		7*	10*	1*	12*	1	12
tPLH	D	Q	C: 50 pF		9.8	14.9	1	17	1	17	
tPHL	D	Q	C _L = 50 pF		9.8	14.9	1	17	1	17	ns
tPLH	1.5	0	C. 50 pF		9.5	14.5	1	16.5	1	16.5	
tPHL	LE	Q	C _L = 50 pF		9.5	14.5	1	16.5	1	16.5	ns
^t PZH		0	C. 50 pF		9.8	14.9	1	17	1	17	
tpZL	ŌĒ	Q	C _L = 50 pF		9.8	14.9	1	17	1	17	ns
t _{PHZ}		Q	C 50 pF		9.5	13.2	1	15	1	15	ns
t _{PLZ}	ŌĒ	α	$C_L = 50 \text{ pF}$		9.5	13.2	1	15	1	15	HS
tsk(o)			C _L = 50 pF			1.5**				1.5	ns

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	LOAD	T,	Δ = 25°C	;	SN54A	HC373	SN74A	HC373	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
^t PLH	D	Q	C _L = 15 pF		5*	7.2*	1*	8.5*	1	8.5	ns
t _{PHL}	D	Q	CL = 15 pr		5*	7.2*	1*	8.5*	1	8.5	115
^t PLH	LE	Q	C 15 pF		4.9*	7.2*	1*	8.5*	1	8.5	20
t _{PHL}	LE	α	C _L = 15 pF		4.9*	7.2*	1*	8.5*	1	8.5	ns
^t PZH	ŌĒ	Q	C 15 pF		5.5*	8.1*	1*	9.5*	1	9.5	20
tPZL	OE	Q	C _L = 15 pF		5.5*	8.1*	1*	9.5*	1	9.5	ns
^t PHZ	ŌĒ	Q	C _I = 15 pF		5*	7.2*	1*	8.5*	1	8.5	ns
t _{PLZ}		OE	Q	C[= 15 pr		5*	7.2*	1*	8.5*	1	8.5
^t PLH	D	Q	C ₁ = 50 pF		6.5	9.2	1	10.5	1	10.5	ns
^t PHL	Ь	ď	CL = 30 pr		6.5	9.2	1	10.5	1	10.5	115
^t PLH	LE	Q	C _L = 50 pF		6.4	9.2	1	10.5	1	10.5	ns
^t PHL	LL	ď	CL = 30 pr		6.4	9.2	1	10.5	1	10.5	115
^t PZH		Q	C _L = 50 pF		7	10.1	1	11.5	1	11.5	ns
t _{PZL}	ŌĒ	Q	CL = 50 pr		7	10.1	1	11.5	1	11.5	115
^t PHZ	ŌĒ	Q	C _I = 50 pF		6.5	9.2	1	10.5	1	10.5	ns
t _{PLZ}	OE .	α	OL = 30 bir		6.5	9.2	1	10.5	1	10.5	119
tsk(o)			C _L = 50 pF			1**				1	ns

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.

^{**} On products compliant to MIL-PRF-38535, this parameter does not apply.



^{**} On products compliant to MIL-PRF-38535, this parameter does not apply.

SN54AHC373, SN74AHC373 **OCTAL TRANSPARENT D-TYPE LATCHES** WITH 3-STATE OUTPUTS SCLS235G – OCTOBER 1995 – REVISED JANUARY 2000

noise characteristics, V_{CC} = 5 V, C_L = 50 pF, T_A = 25°C (see Note 4)

	Quiet output, minimum dynamic V _{OL}	SN74AI	HC373	UNIT
	PARAMETER	SN74AHC373 MIN MAX 0.8 -0.8 4.1 3.5	UNIT	
V _{OL(P)}	Quiet output, maximum dynamic V _{OL}		0.8	V
V _{OL} (V)	Quiet output, minimum dynamic V _{OL}		-0.8	V
VOH(V)	Quiet output, minimum dynamic VOH	4.1		V
VIH(D)	High-level dynamic input voltage	3.5		V
V _{IL(D)}	Low-level dynamic input voltage		1.5	V


NOTE 4: Characteristics are for surface-mount packages only.

operating characteristics, V_{CC} = 5 V, T_A = 25°C

	PARAMETER	TEST C	ONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	No load,	f = 1 MHz	18	pF



PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_f \leq 3$ ns, $t_f \leq 3$ ns.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated