## SN54BCT373, SN74BCT373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SN54BCT373 ... J OR W PACKAGE

SCBS016C - SEPTEMBER 1988 - REVISED NOVEMBER 1993

- State-of-the-Art BiCMOS Design Significantly Reduces Standby Current
- Full Parallel Access for Loading
- 3-State True Outputs Drive Bus Lines or Buffer Memory Address Registers
- ESD Protection Exceeds 2000 V Per MIL-Std-883C, Method 3015
- Package Options Include Plastic Small-Outline (DW) and Shrink Small-Outline (DB) Packages, Ceramic Chip Carriers (FK) and Flatpacks (W), and Standard Plastic and Ceramic 300-mil DIPs (J, N)


#### description

These 8-bit latches feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight latches of the 'BCT373 are transparent D-type latches. While the latch-enable (LE) input is high, the Q outputs will follow the data (D) inputs. When the latch enable is taken low, the Q outputs will be latched at the logic levels that were set up at the D inputs.

SN74BCT373 DB, DW, OR N PACKAGE (TOP VIEW)									
1D [] 2D [] 2Q [] 3Q [] 3D [] 4D [] 4Q []	1 20 2 19 3 18 4 17 5 16 6 15 7 14 8 13 9 12 10 11	] V <sub>CC</sub> ] 8Q ] 7D ] 7Q ] 6Q ] 6D ] 5D ] 5Q ] LE							

SN54BCT373 ... FK PACKAGE (TOP VIEW)



A buffered output-enable ( $\overline{OE}$ ) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

The output enable ( $\overline{OE}$ ) does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN74BCT373 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54BCT373 is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C. The SN74BCT373 is characterized for operation from 0°C to 70°C.

	(each latch)								
	INPUTS	OUTPUT							
OE	LE	D	Q						
L	Н	Н	Н						
L	Н	L	L						
L	L	Х	Q <sub>0</sub>						
н	Х	Х	Z						


**FUNCTION TABLE** 

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




#### SN54BCT373, SN74BCT373 **OCTAL TRANSPARENT D-TYPE LATCHES** WITH 3-STATE OUTPUTS SCBS016C - SEPTEMBER 1988 - REVISED NOVEMBER 1993

logic symbol<sup>†</sup>



#### logic diagram (positive logic)



To Seven Other Channels

<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>‡</sup>

Input voltage range, V <sub>I</sub> (see Note 1)		– 0.5 V to 7 V
Voltage range applied to any output in the d	lisabled or power-off state, V <sub>O</sub> –	0.5 V to 5.5 V
Voltage range applied to any output in the h	ligh state, V <sub>O</sub>	– 0.5 V to V <sub>CC</sub>
Input clamp current		–30 mA
Current into any output in the low state: SN	54BCT373	96 mA
SN	74BCT373	128 mA
Power dissipation (DB package only) (see N	Note 2)	650 mW
Operating free-air temperature range: SN	54BCT373	55°C to 125°C
SN	74BCT373	0°C to 70°C
Storage temperature range		65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTES:

1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. Power dissipation is application dependent and is a function of supply voltage, operating temperature, the number of outputs switching simultaneously, and output duty cycle. Because the thermal resistance of the DB package is higher than that of the DW or N packages, the DB package may not be suitable for some applications.

#### recommended operating conditions

		SN54BCT373			SN	UNIT		
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.8			0.8	V
Iк	Input clamp current			-18			-18	mA
IOH	High-level output current			-12			-15	mA
IOL	Low-level output current			48			64	mA
TA	Operating free-air temperature	-55		125	0		70	°C



#### SN54BCT373, SN74BCT373 **OCTAL TRANSPARENT D-TYPE LATCHES** WITH 3-STATE OUTPUTS SCBS016C - SEPTEMBER 1988 - REVISED NOVEMBER 1993

electrical characteristics otherwise noted)	over	recommended	operating	free-air	temperature	range	(unless

DADAMETED			SN54BCT373		SN	74BCT3	73		
PARAMETER	I IE	TEST CONDITIONS		TYP†	MAX	MIN	түр†	MAX	UNIT
VIK	V <sub>CC</sub> = 4.5 V,	lj = -18 mA			-1.2			-1.2	V
		I <sub>OH</sub> = -3 mA	2.4	3.3		2.4	3.3		
VOH	$V_{CC} = 4.5 V$	I <sub>OH</sub> = -12 mA	2	3.2					V
		I <sub>OH</sub> = -15 mA				2	3.1		
		I <sub>OL</sub> = 48 mA		0.38	0.55				V
VOL	$V_{CC} = 4.5 V$	I <sub>OL</sub> = 64 mA					0.42	0.55	v
Ц	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 5.5 V			0.4			0.4	mA
Iн	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V			20			20	μΑ
١ <sub>IL</sub>	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.5 V			-0.6			-0.6	mA
los‡	V <sub>CC</sub> = 5.5 V,	$V_{O} = 0$	-100		-225	-100		-225	mA
IOZH	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.7 V			50			50	μΑ
I <sub>OZL</sub>	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0.5 V			-50			-50	μΑ
ICCL	V <sub>CC</sub> = 5.5 V			37	60		37	60	mA
ІССН	V <sub>CC</sub> = 5.5 V			2	5		2	5	mA
ICCZ	V <sub>CC</sub> = 5.5 V			5	8		5	8	mA
Ci	V <sub>CC</sub> = 5 V,	VI = 2.5 V or 0.5 V		6			6		pF
Co	V <sub>CC</sub> = 5 V,	V <sub>O</sub> = 2.5 V or 0.5 V		11			11		pF

<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C. <sup>‡</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

		V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C		V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C		$\begin{array}{c} V_{CC} = 5 \text{ V}, \\ T_{A} = 25^{\circ}\text{C} \end{array} \text{ SN54BC}^{-1}$		CT373 SN74BCT373		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX			
tw	Pulse duration, LE high	7.5		7.5		7.5		ns		
t <sub>su</sub>	Setup time, data before LE $\downarrow$	2		2		2		ns		
th	Hold time, data after LE $\downarrow$	5.5		5.5		5.5		ns		



# SN54BCT373, SN74BCT373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCBS016C - SEPTEMBER 1988 - REVISED NOVEMBER 1993

## switching characteristics (see Note 3)

PARAMETER FROM (INPUT)		TO (OUTPUT)	C  R <sup>*</sup> R	CC = 5 V L = 50 pl 1 = 500 9 2 = 500 9 4 = 25°C	<b>F</b> , Ω, Ω,	C R R	L = 50 p 1 = 500 2 = 500	Ω,		UNIT
			1	BCT373		SN54B	CT373	SN74B	CT373	
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
<sup>t</sup> PLH	D	Q	2	5.9	7.7	1.5	10.1	2	9.3	ns
<sup>t</sup> PHL	U	Q	2	6.7	8.5	1	10.3	1.5	9.5	115
<sup>t</sup> PLH	LE	Q	2	6.2	8.2	2	10.1	2	9.3	
<sup>t</sup> PHL	LC	Q	2	5.9	7.8	2	9.2	2	8.8	ns
<sup>t</sup> PZH		Q	1	7.8	9.6	1	12.3	1	11.8	
<sup>t</sup> PZL	OE	Q	1	8.2	10.2	1	12.5	1	12	ns
<sup>t</sup> PHZ	ŌĒ	0	1	4.9	6.6	1	7.4	1	7	
<sup>t</sup> PLZ	UE	Q	1	5	6.7	1	8.1	1	7.4	ns

+ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.


NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



SN54BCT373, SN74BCT373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS SCBS016C - SEPTEMBER 1988 - REVISED NOVEMBER 1993

### **TYPICAL CHARACTERISTICS<sup>†</sup>**

Figures 1 through 4 show the typical power dissipation for an SN74BCT373 over variations in outputs switching, output frequency, and capacitive load.



<sup>&</sup>lt;sup>†</sup> The dashed lines are for the DB package only.



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated