SN54ABTH162260, SN74ABTH162260 **12-BIT TO 24-BIT MULTIPLEXED D-TYPE LATCHES** WITH SERIES-DAMPING RESISTORS AND 3-STATE OUTPUTS SCBS240D - JUNE 1992 - REVISED MAY 1997

● Members of the Texas Instruments <i>Widebus</i> ™ Family	SN54ABTH162260 . SN74ABTH162260 . (TOP VI	DL PACKAGE
 B-Port Outputs Have Equivalent 25-Ω Series Resistors, So No External Resistors Are Required 		56] <u>OE2B</u> 55] LEA2B
 State-of-the-Art EPIC-IIB[™] BiCMOS Design Significantly Reduces Power Dissipation 	2B3 [3 GND [4	54 2B4 53 GND
 ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0) 	2B2 5 2B1 6 V _{CC} 7	52 2B5 51 2B6 50 V _{CC}
 Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17 	A1 🛛 8 A2 🖵 9	49 2B7 48 2B8
 Typical V_{OLP} (Output Ground Bounce) < 1 V at V_{CC} = 5 V, T_A = 25°C 	A3 [10 GND [11 A4 [12	47 2B9 46 GND 45 2B10
 High-Impedance State During Power Up and Power Down 	A4 L 12 A5 L 13 A6 L 14	43 2B10 44 2B11 43 2B12
 Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise 	A7 [15 A8 [16	42 1B12 41 1B11
 Flow-Through Architecture Optimizes PCB Layout 	A9 🛛 17 GND 🗖 18	40] 1B10 39] GND
 Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors 	A10 [19 A11 [20 A12 [21	38] 1B9 37] 1B8 36] 1B7
 Package Options Include Plastic 300-mil Shrink Small-Outline (DL) Package and 	V _{CC} 22 1B1 23 1B2 24	35 V _{CC} 34 1B6 33 1B5
380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings	GND 25 1B3 26	32 GND 31 1B4
description	LE2B 27 SEL 28	30 LEA1B 29 OE1B

description

The 'ABTH162260 are 12-bit to 24-bit multiplexed D-type latches used in applications where two separate data paths must be multiplexed onto, or demultiplexed from, a single data path. Typical applications include multiplexing and/or demultiplexing of address and data information in microprocessor or bus-interface applications. These devices are also useful in memory-interleaving applications.

Three 12-bit I/O ports (A1–A12, 1B1–1B12, and 2B1–2B12) are available for address and/or data transfer. The output-enable (OE1B, OE2B, and OEA) inputs control the bus-transceiver functions. The OE1B and OE2B control signals also allow bank control in the A-to-B direction.

Address and/or data information can be stored using the internal storage latches. The latch-enable (LE1B, LE2B, LEA1B, and LEA2B) inputs are used to control data storage. When the latch-enable input is high, the latch is transparent. When the latch-enable input goes low, the data present at the inputs is latched and remains latched until the latch-enable input is returned high.

The B-port outputs, which are designed to sink up to 12 mA, include equivalent 25-Ω series resistors to reduce overshoot and undershoot.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus and EPIC-IIB are trademarks of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of texas instruments standard warranty. Production processing does not necessarily include testing of all parameters



description (continued)

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

When V_{CC} is between 0 and 2.1 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 2.1 V, OE should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABTH162260 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ABTH162260 is characterized for operation from -40°C to 85°C.

Function Tables

	B TO A (OEB = H)								
	INPUTS								
1B	2B	SEL	LE1B	LE2B	OEA	Α			
Н	Х	Н	Н	Х	L	Н			
L	Х	Н	Н	Х	L	L			
Х	Х	Н	L	Х	L	A ₀			
х	Н	L	Х	Н	L	н			
Х	L	L	Х	Н	L	L			
Х	Х	L	Х	L	L	A ₀			
Х	Х	Х	Х	Х	Н	Z			


	OUTPUT					
1B	2B	SEL	LE1B	LE2B	OEA	Α
Н	Х	Н	Н	Х	L	Н
L	Х	Н	Н	Х	L	L
Х	Х	Н	L	Х	L	A ₀
Х	Н	L	Х	Н	L	н
Х	L	L	Х	Н	L	L
Х	Х	L	Х	L	L	A ₀
Х	Х	Х	Х	Х	Н	Z

		OUT	PUTS			
Α	LEA1B	LEA2B	EA2B OE1B OE2B		1B	2B
Н	Н	Н	L	L	Н	Н
L	Н	Н	L	L	L	L
н	Н	L	L	L	Н	2B0
L	Н	L	L	L	L	2B0
Н	L	Н	L	L	1B ₀	н
L	L	Н	L	L	1B ₀	L
Х	L	L	L	L	1B ₀	2B ₀
Х	Х	Х	Н	н	Z	Z
Х	Х	Х	L	Н	Active	Z
Х	Х	Х	Н	L	Z	Active
Х	Х	Х	L	L	Active	Active

A TO B ($\overline{OEA} = H$)



SN54ABTH162260, SN74ABTH162260 12-BIT TO 24-BIT MULTIPLEXED D-TYPE LATCHES WITH SERIES-DAMPING RESISTORS AND 3-STATE OUTPUTS SCB5240D – JUNE 1992 – REVISED MAY 1997



To 11 Other Channels



SN54ABTH162260, SN74ABTH162260 **12-BIT TO 24-BIT MULTIPLEXED D-TYPE LATCHES** WITH SERIES-DAMPING RESISTORS AND 3-STATE OUTPUTS SCBS240D - JUNE 1992 - REVISED MAY 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	-0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, Vo	. –0.5 V to 5.5 V
Current into any output in the low state, I _O : SN54ABTH162260 (A port)	96 mA
SN74ABTH162260 (A port)	128 mA
B port	30 mA
Input clamp current, I _{IK} (V _I < 0)	–18 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Package thermal impedance, θ_{JA} (see Note 2): DL package	74°C/W
Storage temperature range, T _{stg}	

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.

recommended operating conditions (see Note 3)

			SN54ABTH	162260	SN74ABTH	162260	UNIT
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage	4.5	5.5	4.5	5.5	V	
VIH	High-level input voltage			N	2		V
VIL	Low-level input voltage			8.0%		0.8	V
VI	Input voltage			Vcc	0	VCC	V
ЮН	High-level output current		7	-24		-32	mA
lei	Low-level output current	A port	200	48		64	mA
IOL		B port	20	12		12	IIIA
$\Delta t / \Delta v$	Input transition rise or fall rate	Outputs enabled	9	10		10	ns/V
Δt/ΔVCC	Power-up ramp rate		200		200		μs/V
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: Unused control inputs must be held high or low to prevent them from floating.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SN54ABTH162260, SN74ABTH162260 12-BIT TO 24-BIT MULTIPLEXED D-TYPE LATCHES WITH SERIES-DAMPING RESISTORS AND 3-STATE OUTPUTS SCB5240D – JUNE 1992 – REVISED MAY 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

		TEST CONDITIONS		1	Γ _A = 25°0		SN54ABTH	162260	SN74ABTH162260		UNIT
PARAMETER		TESTC	ONDITIONS	MIN	TYP†	MAX	MIN	MAX	MIN	MAX	UNIT
VIK		V _{CC} = 4.5 V,	lj = -18 mA			-1.2		-1.2		-1.2	V
		V _{CC} = 4.5 V,	I _{OH} = -3 mA	2.5			2.5		2.5		
.,		V _{CC} = 5 V,	I _{OH} = -3 mA	3			3		3		.,
VOH			I _{OH} = -24 mA	2			2				V
		V _{CC} = 4.5 V	I _{OH} = -32 mA	2*					2		
		1	I _{OL} = 48 mA			0.55		0.55			
VOL	A port	V _{CC} = 4.5 V	I _{OL} = 64 mA			0.55*				0.55	V
	B port	1	I _{OL} = 12 mA			0.8		0.8		0.8	
V _{hys}					100						mV
	Control inputs	$V_{CC} = 0$ to 5.5 $V_{I} = V_{CC}$ or G				±1		±1		±1	
łı	A or B ports	$V_{CC} = 2.1 \text{ V to } 5.5 \text{ V},$ $V_{I} = V_{CC} \text{ or GND}$		±20		±20		±20		μA	
		N 45.1	V _I = 0.8 V					L'	100		
l(hold)	A or B ports	V _{CC} = 4.5 V	V _I = 2 V				4	4	-100		μA
I _{OZPU} ‡	:	$V_{CC} = 0 \text{ to } 2.1$ $V_{O} = 0.5 \text{ V to } 2$	V, 2.7 V, <u>OE</u> = X			±50	UC7	±50		±50	μΑ
IOZPD [‡]	:	$V_{CC} = 2.1 \text{ V to}$ $V_{O} = 0.5 \text{ V to}$	o 0, 2.7 V, OE = X			±50	ROD	±50		±50	μΑ
IOZH§		$V_{CC} = 2.1 \text{ V}_{CC}$ $V_{O} = 2.7 \text{ V}, \text{ OF}$	<u>5</u> .5 V, ≥ 2 V			10		10		10	μΑ
I _{OZL} §		$V_{CC} = 2.1 \text{ V} \text{ to}$ $V_{O} = 0.5 \text{ V}, \overline{\text{OP}}$	o 5.5 V, ≥ 2 V			-10		-10		-10	μΑ
loff		V _{CC} = 0,	$V_{I} \text{ or } V_{O} \le 4.5 \text{ V}$			±100				±100	μΑ
ICEX	Outputs high	V _{CC} = 5.5 V,	V _O = 5.5 V			50		50		50	μΑ
۱0¶	•	V _{CC} = 5.5 V,	V _O = 2.5 V	-50	-100	-225	-50	-225	-50	-225	mA
	Outputs high					1.5		1.5		1.5	
laa	Outputs low	V _{CC} = 5.5 V, I				63		63		63	
ICC	Outputs disabled	$V_I = V_{CC}$ or G	ND			1		1		1	mA
∆ICC [#]		V _{CC} = 5.5 V, 0 Other inputs at	Dne input at 3.4 V, t V _{CC} or GND			1		1.5		1	mA
Ci		V _I = 2.5 V or 0	.5 V		3						pF
Co		$V_0 = 2.5 \text{ V or}$	0.5 V		11.5						pF

* On products compliant to MIL-PRF-38535, this parameter does not apply.

[†] All typical values are at V_{CC} = 5 V.

[‡]This parameter is characterized but not tested.

§ The parameters IOZH and IOZL include the input leakage current.

Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

[#]This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SN54ABTH162260, SN74ABTH162260 **12-BIT TO 24-BIT MULTIPLEXED D-TYPE LATCHES** WITH SERIES-DAMPING RESISTORS AND 3-STATE OUTPUTS SCBS240D - JUNE 1992 - REVISED MAY 1997

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

		V _{CC} = 5 V, T _A = 25°C		SN54ABTH162260 SN74ABTH162260			UNIT
		MIN	MAX	MIN 🔍 MAX	MIN	MAX	
tw	Pulse duration, LE1B, LE2B, LEA1B, or LEA2B high	3.3		3.3	3.3		ns
t _{su}	Setup time, data before LE1B, LE2B, LEA1B, or LEA2B \downarrow	1.5		1.5	1.5		ns
t _h	Hold time, data after LE1B, LE2B, LEA1B, or LEA2B \downarrow	1		V QR	1		ns


switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	V ₍	V _{CC} = 5 V, T _A = 25°C			162260	SN74ABTH162260		UNIT	
	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
^t PLH	А	В	1.4	3.6	5.2	1.4	6.3	1.4	6.1	ns
^t PHL	A	В	2.7	4.8	6.4	2.7	7.4	2.7	7.1	115
^t PLH	В	А	1.6	3.6	5.2	1.6	6.4	1.6	6	ns
^t PHL	В	A	1.7	3.8	5.5	1.7	6.5	1.7	6.2	115
^t PLH		А	1.8	3.9	5.3	1.8	6.6	1.8	6.3	ns
^t PHL	LE	A	2.3	4.1	5.4	2.3	6.1	2.3	5.8	115
^t PLH	LE	В	1.6	3.7	5.4	1.6	6.4	1.6	6.1	ns
^t PHL	LE	В	2.8	4.9	6.4	2.8	7.5	2.8	7.1	115
^t PLH	SEL (1B)	А	1.5	3.6	5	1.5	5.9	1.5	5.6	ns
^t PHL		~	1.8	3.5	4.8	1.8	5.2	1.8	5	113
^t PLH	SEL (2B)	А	1.2	3.6	5.1	1.2	6.5	1.2	6.3	ns
^t PHL	3EE (2B)	~	1.7	4	5.5	x 1.7	6.5	1.7	6.2	115
^t PZH	OE	А	1.1	3.5	5.2	1.1	6.5	1.1	6.3	ns
^t PZL	UE	~	2.1	4.2	5.7	2.1	6.6	2.1	6.5	115
^t PZH	OE	В	1	3.4	4.9	1	6.4	1	6.3	ns
^t PZL	UE		2.9	5.5	6.8	2.9	8.3	2.9	8.2	115
^t PHZ	OE	А	2.5	4.5	5.9	2.5	6.9	2.5	6.7	ns
^t PLZ	UE	~	1.8	3.4	4.8	1.8	5.6	1.8	5.2	115
^t PHZ	OE	В	2.1	4.4	5.7	2.1	7.7	2.1	7.5	ns
^t PLZ	UE		1.7	3.9	5.4	1.7	6.3	1.7	6.2	115

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SN54ABTH162260, SN74ABTH162260 12-BIT TO 24-BIT MULTIPLEXED D-TYPE LATCHES WITH SERIES-DAMPING RESISTORS AND 3-STATE OUTPUTS SCB5240D – JUNE 1992 – REVISED MAY 1997



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
 Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_r \leq 2.5 ns, t_f \leq 2.5 ns.

D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated