SN54ACT563, SN74ACT563 OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS SCAS550A – NOVEMBER 1995 – REVISED 1996

- Inputs Are TTL-Voltage Compatible
- 3-State Inverted Outputs Drive Bus Lines Directly
- Flow-Through Architecture to Optimize PCB Layout
- *EPIC*[™] (Enhanced-Performance Implanted CMOS) 1-μm Process
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), Ceramic Chip Carriers (FK) and Flatpacks (W), and Standard Plastic (N) and Ceramic (J) DIPs

description

The 'ACT563 are octal D-type transparent latches with 3-state outputs. When the latch-enable (LE) input is high, the \overline{Q} outputs are set to the complements of the data (D) inputs. When LE is taken low, the \overline{Q} outputs are latched at the inverse logic levels set up at the D inputs.


A buffered output-enable (\overline{OE}) input places the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased high logic level provide the capability to drive bus lines without interface or pullup components.

(TOP VIEW)							
		$\overline{\mathbf{t}}$		L			
OE [1	\cup	20] V <u>c</u> c			
1D [2		19] 1 <mark>Q</mark>			
2D [3		18] 2Q			
3D [4		17] 3Q			
4D [5		16] 4 <mark>Q</mark>			
5D [6		15] 5Q			
6D [7		14] 6Q			
7D [8		13] 7Q			
8D [9		12] 8 <mark>Q</mark>			
GND [10)	11] LE			

SN54ACT563 ... J OR W PACKAGE

SN74ACT563 . . . DB. DW. N. OR PW PACKAGE

SN54ACT563 . . . FK PACKAGE (TOP VIEW)



OE does not affect internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN54ACT563 is characterized for operation over the full military temperature range of -55° C to 125° C. The SN74ACT563 is characterized for operation from -40° C to 85° C.

	FUNCTION TABLE (each latch)									
	INPUTS		OUTPUT							
OE	LE	D	Q							
L	Н	Н	L							
L	Н	L	н							
L	L	Х	\overline{Q}_0							
Н	Х	Х	Z							



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 1996, Texas Instruments Incorporated


SN54ACT563, SN74ACT563 OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

SCAS550A - NOVEMBER 1995 - REVISED 1996

logic symbol[†]



logic diagram (positive logic)



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[‡]

Supply voltage range, V _{CC} Input voltage range, V _I (see Note 1)	
Output voltage range, V_O (see Note 1)	
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	00
Output clamp current, I_{OK} (V _O < 0 or V _O > V _{CC})	
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through V _{CC} or GND	±200 mA
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 2):	DB package 0.6 W
	DW package 1.6 W
	N package 1.3 W
	PW package 0.7 W
Storage temperature range, T _{stg}	–65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the N package, which has a trace length of zero.



SN54ACT563, SN74ACT563 OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

SCAS550A - NOVEMBER 1995 - REVISED 1996

recommended operating conditions (see Note 3)

		SN54ACT563		SN74ACT563		UNIT
		MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage	4.5	5.5	4.5	5.5	V
VIH	High-level input voltage	2	2	2		V
VIL	Low-level input voltage		0.8		0.8	V
VI	Input voltage	0	Vcc	0	VCC	V
VO	Output voltage	0,	Vcc	0	VCC	V
ЮН	High-level output current	22	-24		-24	mA
IOL	Low-level output current	20	24		24	mA
$\Delta t / \Delta v$	Input transition rise or fall rate	9	8		8	ns/V
TA	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CONDITIONS		T,	A = 25°0)	SN54A	CT563	SN74ACT563		UNIT
PARAMETER	TEST CONDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
	I _{OH} = -50 μA	4.5 V	4.4	4.49		4.4		4.4		
		5.5 V	5.4	5.49		5.4		5.4		
Vari	I _{OH} = -24 mA	4.5 V	3.86			3.7		3.76		V
VOH	OH = -24 mA	5.5 V	4.86			4.7		4.76		v
	$I_{OH} = -50 \text{ mA}^{\dagger}$	5.5 V				3.85				
	$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V					N	3.85		
	I _{OL} = 50 μA	4.5 V		0.001	0.1		0.1		0.1	V
		5.5 V		0.001	0.1		0.1		0.1	
Ve	I _{OL} = 24 mA	4.5 V			0.36	6	0.5		0.44	
VOL		5.5 V			0.36	201	0.5		0.44	
	I _{OL} = 50 mA [†]	5.5 V				00	1.65			
	I _{OL} = 75 mA [†]	5.5 V				Q			1.65	
I _{OZ}	$V_{O} = V_{CC}$ or GND	5.5 V			±0.25		±5		±2.5	μΑ
l	$V_I = V_{CC}$ or GND	5.5 V			±0.1		±1		±1	μA
ICC	$V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$	5.5 V			4		80		40	μA
ΔI_{CC}^{\ddagger}	One input at 3.4 V, Other inputs at GND or V _{CC}	5.5 V		0.6			1.6		1.5	mA
Ci	$V_I = V_{CC}$ or GND	5 V		4.5						pF

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 2 ms.

[‡]This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V_{CC}.

timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

		T _A = 25°C		T _A = 25°C SN54ACT563		SN74ACT563	
		MIN	MAX	ΜΙΝ 🦯 ΜΑΧ	MIN	MAX	UNIT
tw	Pulse duration, LE high	3		50 50	3		ns
t _{su}	Setup time, data before LE \downarrow	4		4.5	4.5		ns
th	Hold time, data after LE \downarrow	0		21.52	0		ns



SN54ACT563, SN74ACT563 **OCTAL D-TYPE TRANSPARENT LATCHES** WITH 3-STATE OUTPUTS SCAS550A - NOVEMBER 1995 - REVISED 1996

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	T _A = 25°C			SN54ACT563		SN74ACT563		UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
^t PLH	D	Q	3	7	11.5	1	14.5	2.5	12.5	200
^t PHL	D	Q	3	6	10	1	12	2.5	11	11 ns
^t PLH	LE	Q	3	6.5	10.5	1	12.5	2.5	11.5	ns
^t PHL			2.5	5.5	9.5	1	Q 11.5	2	10.5	
^t PZH	OE	-	2.5	5.5	9	S	11.5	2	10	ns
^t PZL	ÛE	ā	2	5.5	8.5	2	11	2	9.5	115
^t PHZ	ŌĒ	ā	3.5	6.5	10.5	2 1	12	2.5	11.5	200
^t PLZ	UE	Q	2	4.5	8	1	9.5	1	8.5	ns

operating characteristics, V_{CC} = 5 V, T_A = 25°C

	PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	C _L = 50 pF, f = 1 MHz	50	pF

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SN54ACT563, SN74ACT563 OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS SCAS550A – NOVEMBER 1995 – REVISED 1996

 $2 \times V_{CC}$ 0 **S1** O Open **500** Ω From Output TEST **S**1 Under Test Open ^tPLH/^tPHL $2 \times V_{CC}$ C_L = 50 pF tPLZ/tPZL ≶ **500** Ω Open (see Note A) tPHZ/tPZH LOAD CIRCUIT 3 V **Timing Input** 1.5 V 0 V th 3 V t_{su} 3 V 1.5 V 1.5 V Input 15 v 1.5 V Data Input 0 V 0 V VOLTAGE WAVEFORMS **VOLTAGE WAVEFORMS** Output 3 V Control 1.5 V 1.5 V (low-level 0 V enabling) tPZL tPLZ Output ≈ Vcc 3 V Waveform 1 50% V_{CC} Input V_{OL} + 0.3 V 1.5 V 1.5 V S1 at 2 \times V_{CC} VOL 0 V (see Note B) tPHZtPZH 🔶 ^tPHL **t**PLH Output ۷он - Vон Waveform 2 V_{OH} – 0.3 V Output 50% V_{CC} 50% V_{CC} 50% V_{CC} S1 at Open 0 V VOL (see Note B) **VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS**

PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

- Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated