SCBS689E - MAY 1997 - REVISED APRIL 1999

- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low Static-Power Dissipation
- I_{off} and Power-Up 3-State Support Hot Insertion
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Support Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce)
 < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Latch-Up Performance Exceeds 500 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), Ceramic Flat (W) Package, and Ceramic (J) DIPs

SN74LVTH373 (DB, DW, C TOP VIEW)	
1D [2D [2Q [3Q [3D [4D]	1 20 2 19 3 18 4 17 5 16 6 15 7 14 8 13 9 12 10 11	V _{CC} 8Q 8D 7D 7Q 6Q 6D 5D 5Q LE

SN54LVTH373 ... J OR W PACKAGE

SN54LVTH373 . . . FK PACKAGE (TOP VIEW)

0E 0E 0E 0E	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$)))

description

These octal latches are designed specifically for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

While the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the logic levels set up at the D inputs.

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

OE does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

When V_{CC} is between 0 and 1.5 V, the devices are in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1999, Texas Instruments Incorporated

description (continued)

These devices are fully specified for hot-insertion applications using I_{off} and power-up 3-state. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

The SN54LVTH373 is characterized for operation over the full military temperature range of -55° C to 125° C. The SN74LVTH373 is characterized for operation from -40° C to 85° C.


FUNCTION TABLE (each latch)									
INPUTS OUTPUT									
OE	LE	D	Q						
L	Н	Н	Н						
L	Н	L	L						
L	L	Х	Q ₀						
Н	Х	Х	z						

logic symbol[†]

OE LE	1 N	EN C1		
1D	3	-1D ▽	2	1Q
2D	4		5	2Q
	7		6	
3D 4D	8]	9	3Q 4Q
4D 5D	13	<u> </u>	12	4Q 5Q
	14		15	6Q
6D	17	 	16	
7D	18	ļ	19	7Q
8D		-		8Q

[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)





SCBS689E - MAY 1997 - REVISED APRIL 1999

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} Input voltage range, V _I (see Note 1)	
Voltage range applied to any output in the high-impedance or power-off state, V _O (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high state, V _O (see Note 1)	\dots –0.5 V to V _{CC} + 0.5 V
Current into any output in the low state, I _O : SN54LVTH373	96 mA
SN74LVTH373	
Current into any output in the high state, I _O (see Note 2): SN54LVTH373	48 mA
SN74LVTH373	64 mA
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I_{OK} ($V_O < 0$)	
Package thermal impedance, θ_{JA} (see Note 3): DB package	
DW package	
PW package	
Storage temperature range, T _{stg}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 - 2. This current flows only when the output is in the high state and $V_O > V_{CC}$.
 - 3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

			SN54LV	TH373	SN74LV	TH373	UNIT
			MIN	MAX	MIN	MAX	
VCC	Supply voltage		2.7	3.6	2.7	3.6	V
VIH	High-level input voltage		2	N	2		V
VIL	Low-level input voltage			0.8		0.8	V
VI	Input voltage			5.5		5.5	V
ЮН	High-level output current		7	24		-32	mA
IOL	Low-level output current		202	48		64	mA
Δt/Δv	Input transition rise or fall rate	Outputs enabled	201	10		10	ns/V
Δt/ΔV _{CC}	Power-up ramp rate		2200		200		μs/V
ТА	Operating free-air temperature		-55	125	-40	85	°C

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCBS689E - MAY 1997 - REVISED APRIL 1999

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS			54LVTH	373	SN	1 18.117						
PA	RAMEIER	IESI CO	UNDITIONS	MIN	TYP†	MAX	MIN	TYP [†]	MAX	UNIT				
VIK		V _{CC} = 2.7 V,	lj = –18 mA			-1.2			-1.2	V				
VOH		V _{CC} = 2.7 V to 3.6 V,	I _{OH} = -100 μA	V _{CC} -0	.2		V _{CC} -0.	2						
		V _{CC} = 2.7 V,	I _{OH} = -8 mA	2.4			2.4			V				
∨ОН			I _{OH} = -24 mA	2						v				
		V _{CC} = 3 V	I _{OH} = -32 mA				2							
		$\lambda = 2.7 \lambda$	I _{OL} = 100 μA			0.2			0.2					
		$V_{CC} = 2.7 V$	I _{OL} = 24 mA			0.5			0.5					
V.			I _{OL} = 16 mA			0.4			0.4	v				
V _{OL}		$V_{CC} = 3 V$	I _{OL} = 32 mA			0.5			0.5	V				
		vCC = 2 v	I _{OL} = 48 mA			0.55								
			I _{OL} = 64 mA						0.55	0.55				
		V _{CC} = 0 or 3.6 V,	V _I = 5.5 V			10			10					
	Control inputs	V _{CC} = 3.6 V,	$V_I = V_{CC} \text{ or } GND$			±1		±1						
	Data inpute	V _{CC} = 3.6 V	$V_I = V_{CC}$		4	1			1	μA 1				
	Data inputs	VCC = 3.6 V	V _I = 0		5	-5			-5					
l _{off}		$V_{CC} = 0,$	$V_{I} \text{ or } V_{O} = 0 \text{ to } 4.5 \text{ V}$		50				±100	μΑ				
		$V_{CC} = 3 V$	V _I = 0.8 V	75	$\sum_{i=1}^{n}$		75			μΑ				
l(hold)	Data inputs		V ₁ = 2 V	-75			-75							
η(ποια)		V _{CC} = 3.6 V [‡] ,	V _I = 0 to 3.6 V						500 -750					
IOZH		V _{CC} = 3.6 V,	$V_{O} = 3 V$			5			5	μΑ				
IOZL		V _{CC} = 3.6 V,	$V_{O} = 0.5 V$			-5			-5	μΑ				
IOZPU		$\frac{V_{CC}}{OE} = 0$ to 1.5 V, V _O = OE = don't care	0.5 V to 3 V,			±100*		-	±100	μΑ				
IOZPD	$V_{CC} = 1.5 \text{ V to } 0, V_{C} = 0.5 \text{ V to } 3 \text{ V},$		±100	μΑ										
		V _{CC} = 3.6 V,	Outputs high			0.19			0.19					
ICC		$I_{O} = 0,$	Outputs low			5			5	mA				
		$V_I = V_{CC}$ or GND	Outputs disabled			0.19			0.19					
7lCC§		V_{CC} = 3 V to 3.6 V, On Other inputs at V _{CC} or				0.2				mA				
Ci		V _I = 3 V or 0			3			3		pF				
Co		V _O = 3 V or 0			7			7		pF				

* On products compliant to MIL-PRF-38535, this parameter is not production tested.

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25° C.

[‡] This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.



SCBS689E - MAY 1997 - REVISED APRIL 1999

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

			SN54L\	/TH373			SN74L\	/TH373		
		V _{CC} = ± 0.3	3.3 V 3 V	V _{CC} =	2.7 V	= ۷ _{CC} ± 0.3	3.3 V 3 V	V _{CC} =	2.7 V	UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
tw	Pulse duration, LE high	3	0	3		3		3		ns
t _{su}	Setup time, data before LE \downarrow	1.1	8 A	0.4		1.1		0.4		ns
th	Hold time, data after LE \downarrow	1.7	.64.	2		1.4		1.4		ns


switching characteristics over recommended free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figure 1)

			SN54LVTH373									
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V			V _{CC} = 2.7 V		UNIT
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN	MAX	
^t PLH	D	Q	1.4	4.1		4.7	1.5	2.6	3.9		4.5	ns
^t PHL	D	9	1.4	4.1	EW	4.7	1.5	2.6	3.9		4.5	115
^t PLH	LE	Q	1.6	4.4	EL	5.1	1.7	2.7	4.2		4.9	ns
^t PHL		ý	1.6	4.4	4	5.1	1.7	2.7	4.2		4.9	115
^t PZH	OE	Q	1.2	5	tr.	6.1	1.3	3	4.8		5.9	ns
tPZL	UE	ý	1.2	25		5.7	1.3	3	4.8		5.5	115
^t PHZ	OE	Q	1.8	4.8		5.1	1.9	3	4.6		4.9	ns
^t PLZ	ÛE	y	1.8	4.8		4.9	1.9	3	4.5		4.6	115

 $\overline{\dagger}$ All typical values are at V_{CC} = 3.3 V, T_A = 25°C.



SCBS689E - MAY 1997 - REVISED APRIL 1999



PARAMETER MEASUREMENT INFORMATION

NOTES: A. C₁ includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_{O} = 50 Ω , $t_{r} \leq$ 2.5 ns. $t_{f} \leq$ 2.5 ns.

D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated