

B-Bit Addressable Latch

High-Voltage Types (20-Volt Rating)

CD4724B 8-bit addressable atch is a serial-input, parallel-output storage register that can perform a variety of functions.

Data are inputted *-

Data are inputted to a particular bit in the latch when that bit is addressed (by-means" of inputs A0, A1, A2) and when WRITE DISABLE is at a low level. When WRITE DISABLE is high, data entry is inhibited; however, all 8 outputs can be continuously read independent of WRITE DISABLE and address inputs.

A master RESET input is available, which resets all bits to a logic "0" level when RESET and WRITE DISABLE are at a high level. When RESET is at a high level, and WRITE DISABLE is at a low level, the latch acts as a 1-of-8 demultiplexer; the bit that is addressed has an active output which follows: the data input, while all unaddressed bits. are held to a logic "O" level. 1. The state of th

The CD4724B types are supplied in 16-lead hermetic ceramic dual-in-line packages (D and F suffixes), 16-lead plastic dual-in-line packages (E suffix), and in chip form (H-

Active parallel output

Storage register capability

Master clear

Standardized, symmetrical output characteristics


100% tested for quiescent current at 20 V

Meximum input current of 1 μ A at 18 V (full package-temperature range), 100 nA at 18 V and 25°C

■ Noise margin (full package-temperature range) = 1 V at VDD = 5 V, 2 V at VDD = 10 V, 2.5 V at VDD = 15 V

5-V, 10-V, and 15-V parametric ratings

Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"



CD4724B Types

Applications:

- Multi-line decoders
- A/D converters

MAXIMUM RATINGS, Absolute-Maximum Values:

	DC SUPPLY-VOLTAGE HANGE, (VDD)	
	Voltages referenced to VSS Terminal)	0.5V to +20V
	INDUT YOUTAGE RANGE, ALL INPUTS	0.5V to V _{DD} +0.5V
	DC INPUT CURRENT, ANY ONE INPUT	±10mA
195	POWER DISSIPATION PER PACKAGE (PD):	
	For TA = -55°C to +100°C	500mW
	For TA = +10090 to +125°C	Derate Linearity at 12mW/°C to 200mW
	- DEVICE DISSIPATION PER OUTPUT TRANSISTO	OR
	FOR TA FULL PACKAGE-TEMPERATURE RA	
	OPERATING-TEMPERATURE RANGE (TA)	
-	STORAGE TEMPERATURE RANGE (Tstg)	65°C to +150°C
	LEAD TEMPERATURE (DURING SOLDERING):	
:	- At distance 1/16 ± 1/32 inch (1.59 ± 0.79mm) from	om case for 10s max +265°C





Fig. 1- Logic diagram of CD47248 and detail of 1 of 8 latches.



TERMINAL ASSIGNMENT




Fig. 2- Typical output low (sink) current characteristics.

CD4724B Types

RECOMMENDED OPERATING CONDITIONS at $T_A = 25^{\circ}$ C (Unless otherwise specified) For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges.

CHARACTERISTIC	SEE	V _{DD}	LIM	IITS	UNITS	
	FIG. 15*	(V) MIN.		MAX.	UNIIS	
Supply Voltage Range: (At T _A = Full Package Temperature Range)			3	18	٧	
Pulse Width, tw		5	200	-		
Data	(4)	10	100	_		
		15	80			
		5	400	-		
Address	(8)	10	200	_	ns	
		15	125	_		
		5	150	_		
Reset	5	10	75		,	
		15	50	_		
Setup Time, t _S		5	100	_		
Data to WRITE DISABLE	(8)	10	50	_		
		15	35	_	ns	
Hold Time, t _H		5	150	_		
Data to WRITE DISABLE	7	10	75	_	ns	
		15	50	_		

*	Circled numbers	refer to	times indicated	on master	timing diagram.

Note: In addition to the above characteristics, a WRITE DISABLE ON time (the time that WRITE DISABLE is at a high level) must be observed during an address change for the total time that the external address lines A0, A1, and A2 are settling to a stable level, to prevent a wrong cell from being addressed.





Fig. 5- A/D converter



WD - WRITE DISABLE

R = RESET




Fig. 3- Definition of WRITE DISABLE ON time.




Fig. 4— Minimum output low (sink) current characteristics.





Fig.6 - Typical output high (source) current characteristics.

CD4724B Types

STATIC ELECTRICAL CHARACTERISTICS

CHARACTER-	COND	MOITION	is	LIM	ITS AT	INDICA	TED TE	D TEMPERATURES (°C)	(°C)	UNITS	
ISTIC	٧o	VIN	VDD					1	+25		DIVITS
1.11	(V)	(V)	(V)	-55	-40	+85	+125	Min.	Тур.	Max.	
	-	0,5	5	5	5	150	: 150	_	0.04	5	
Output Low (Sink) Current IOL Min. Output High (Source) Current, IOH Min. Output Voltage: Low-Level, VOL Max. Output Voltage: High-Level,		0,10	.10	10	10	300	300		0.04	10	μА
IDD Max.	_	0,15	15	20	20	600	600	_	0.04	20	"
Output Low	_	0,20	20	100	100	3000	3000	-	0.08	100	
	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1		
	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	11.1	100
IOL Min.	1.5	0,15	15	4.2	4	2.8	2.4	34	6.8	-	
Output High	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	,	mA
Current,	2,5	0,5	5 -	-2	-1.8	-1.3	-1.15	-1.6	-3.2	· -	
	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	_	
10H Mill.	13.5	0,15	15	-4.2	-4	-2.8	-2:4	-3.4	-6.8	_	
	_	0,5	5	,	0	.05	b	-	0	0.05	:
		0,10	10		0	.05		_	0	0.05	
AOF Max.	_	0,15	15	0.05 4.95			_	0	0.05	v	
Output Voltage:	_	0,5	5				4.95	5	-	ľ	
	_	0,10	10		9	.95		9,95	10	-	1
VOH Min.	- 0,15 15 14.95			14.95	15	-					
Input Low	0.5, 4.5	_	5		1	.5			_	1.5	Y.
Voltage,	1, 9	_	10	3			_		3		
VIL Max.	1.5,13.5	_	15	4				_	4		
Input High	0.5, 4.5		5		- :	3.5 3.5 — —				_	٧
Voltage,	1,9	_	10			7	-	7		-	
VIH Min.	1.5,13.5		15.			11		11	_		
Input Current In Max.	-	0,18	18	±0.1	±0.1	±1	±1	-	±10-5	±0.1	μΑ



Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10^{-3}) inch).




Fig.7 - Minimum output high (source)




Fig. 8 — Typical propagation delay time (data to Qn) vs. load capacitance.




Fig. 9 — Typical transition time vs. load capacitance.




Fig.10 - Typical dynamic power dissipation vs. address cycle time.

DYNAMIC ELECTRICAL CHARACTERISTICS at T_A = 25° C, C_L = 50 pF, Input t_r , t_f = 20 ns, R_L = 200 K Ω

CHARACTERISTIC		CONDITIONS SEE V _{DD}		LIMITS ALL PACKAGE TYPES		
	Fig. 15*	(V)	TYP.	MAX.	UNITS	
Propagation Delay: tpLH.		5	200	400		
^t PHL	1	10	75	150		
Data to Output,		15	50	100		
WRITE DISABLE		5	200	400		
to Output, _{tPLH} ,	2	10	80	160	ns	
^t PHL		15	60	120		
	1	5	175	350		
Reset to Output,	3	10	80	160		
tPHL		15	65	130		
Address to Output,	g 44 4	5	225	450		
t _{PLH} ,	(9)	10	100	200	,	
teht.	ik, žų Tiros i	15	75	150		
Transition Time, tTHL.	 	5	100	200		
" (Any Output) 1 TLH		10	50	100	ns.	
्राप्त का का विक्रीतिही के जन्म	20,432.4	15	40	80		
Minimum Pulse		5	100	200		
Width, t _W	4	10	50	100	ns:	
Data		15	40	80		
		5	200	400		
Address	(8)	10	100	200	ns	
	ि ४० - ७	15	65	125		
		5	75	150		
Reset	5	10	40	ूँ 75 ^{२०}	ns	
	,	15	25	50	7	
Minimum Setup		5	50	100	er i s	
Time, t _S	6	10	25	50	ns	
Data to WRITE DISABLE		15	20	35	100	
Minimum Hold		5	75	150		
Time, t _H	①	10	40	75	ns	
Data to WRITE DISABLE		15	25	50	1 / / 2 1	
Input Capacitance, CIN	Any In	out	5	7.5	pF	




Fig. 11— Quiescent device current test circuit.




Fig. 12- Input voltage test circuit.







Fig. 13- Input current test circuit.










Fig 16— Multiple selection decoding — 4 x 4 crosspoint switch.

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated