## SN74HSTL162822 14-BIT TO 28-BIT HSTL-TO-LVTTL MEMORY ADDRESS LATCH

SCES091A - DECEMBER 1996 - REVISED APRIL 1997

- Member of the Texas Instruments Widebus™ Family
- Inputs Meet JEDEC HSTL Standard JESD8-6
- All Outputs Have Equivalent 25-Ω Series Resistors
- Packaged in Plastic Thin Shrink Small-Outline Package

#### description

This 14-bit to 28-bit D-type latch is designed for 3.15-V to 3.45-V V<sub>CC</sub> operation. HSTL levels are expected on the inputs. LVTTL levels are driven on the Q outputs.

All outputs are designed to sink up to 12 mA and include 25- $\Omega$  series resistors to reduce overshoot and undershoot.

The SN74HSTL162822 is particularly suitable for driving an address bus to two banks of memory. Each bank of 14 outputs is controlled with its own latch-enable (LE) input.

Each of the 14 data (D) inputs is tied to the inputs of two D-type latches, which provide true data at the outputs. While  $\overline{LE}$  is low, the outputs (Q) of the corresponding 14 latches follow the D inputs. When  $\overline{LE}$  is taken high, the Q outputs are latched at the levels set up at the D inputs.

The SN74HSTL162822 is characterized for operation from –40°C to 90°C.

#### DGG PACKAGE (TOP VIEW)

1Q2	d	1	$\cup$	64	h	2Q2
2Q1		2		63	6	1Q3
1Q1	₫	3		62	b	GND
GND	d	4		61	b	2Q3
D1	₫	5		60	þ	1Q4
D2	D	6		59	þ	$V_{CC}$
D3	Q	7		58		2Q4
$V_{CC}$	Q	8		57	þ	1Q5
D4		9		56		GND
D5		10		55		2Q5
D6		11		54		1Q6
GND	Q	12		53		$V_{CC}$
D7	Ц	13		52		2Q6
1LE	Ц	14		51		1Q7
$V_{CC}$		15		50		GND
$V_{REF}$	9	16		49		2Q7
GND	9	17		48		2Q8
GND	9	18		47		GND
2LE	9	19		46	0	1Q8
D8	9	20		45	0	2Q9
GND	Ц	21		44	0	$V_{CC}$
D9	9	22		43	0	1Q9
D10	Ц	23		42	0	2Q10
D11	Ц	24		41	0	GND
$V_{CC}$	Ц	25		40	0	1Q10
D12	9	26		39	0	2Q11
D13	9	27		38	0	$V_{CC}$
D14	9	28		37	0	1Q11
GND	9	29		36	Q	2Q12
1Q14	9	30		35	0	GND
2Q14	9	31		34	0	1Q12
1Q13	4	32		33	μ	2Q13
	ı				ı	

#### **FUNCTION TABLE**

INPU	JTS	OUTPUT
LE	D	Q
L	Н	Н
L	L	L
Н	Χ	Q <sub>0</sub> †

<sup>†</sup>Output level before the indicated steady-state input conditions were established



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


Widebus is a trademark of Texas Instruments Incorporated.



## SN74HSTL162822 14-BIT TO 28-BIT HSTL-TO-LVTTL MEMORY ADDRESS LATCH

SCES091A - DECEMBER 1996 - REVISED APRIL 1997

#### logic diagram (positive logic)



To 13 Other Channels

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	
Input voltage range, V <sub>I</sub> (see Note 1)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Output voltage range, V <sub>O</sub> (see Note 1)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	–50 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> ) (see Note 2)	±50 mA
Continuous output current, I <sub>O</sub> (V <sub>O</sub> = 0 to V <sub>CC</sub> )	±50 mA
Continuous current through each V <sub>CC</sub> or GND	±100 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 3)	74°C/W
Storage temperature range, T <sub>stq</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

  - This current flows only when the output is in the high state and V<sub>O</sub> > V<sub>CC</sub>.
    The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.

### recommended operating conditions (see Note 4)

			MIN	NOM	MAX	UNIT
Vcc	Supply voltage		3.15		3.45	V
V <sub>REF</sub>	Reference voltage		0.68	0.75	0.9	V
VI	Input voltage		0		1.5	V
VIH	High-level input voltage	All pins	V <sub>REF</sub> +100 mV			V
V <sub>IL</sub>	Low-level input voltage All pins				V <sub>REF</sub> -100 mV	V
loн	High-level output current				-12	^
lOL	Low-level output current	·	12			mA
TA	Operating free-air temperature		-40		90	°C

NOTE 4: Unused inputs must be held high or low to prevent them from floating.



## SN74HSTL162822 14-BIT TO 28-BIT HSTL-TO-LVTTL MEMORY ADDRESS LATCH

SCES091A - DECEMBER 1996 - REVISED APRIL 1997

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		1	TEST CONDITIONS		TYP <sup>†</sup>	MAX	UNIT
٧IK		V <sub>CC</sub> = 3.15 V,	$I_I = -18 \text{ mA}$			-1.2	V
Vон		V <sub>CC</sub> = 3.15 V,	I <sub>OH</sub> = -12 mA	2.2			V
VOL		V <sub>CC</sub> = 3.15 V,	I <sub>OL</sub> = 12 mA			0.8	V
	Control inputs		V <sub>I</sub> = 0 or 1.5 V			5	
Ιį	Data inputs	V <sub>CC</sub> = 3.45 V	V <sub>I</sub> = 0 or 1.5 V			5	μΑ
	VREF		V <sub>REF</sub> = 0.68 V or 0.9 V			90	
Icc		V <sub>CC</sub> = 3.45 V,	V <sub>I</sub> = 0 or 1.5 V		50	100	mA
Ci	Control inputs	V <sub>CC</sub> = 0 or 3.3 V,	V <sub>I</sub> = 0 or 3.3 V		2		~F
	Data inputs	V <sub>CC</sub> = 0 or 3.3 V,	V <sub>I</sub> = 0 or 3.3 V		2		pF
Co	Outputs	$V_{CC} = 0$ ,	VO = 0		4		pF

 $<sup>\</sup>dagger$  All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)


		V <sub>CC</sub> = 3.3 V ± 0.15 V		UNIT
		MIN	MAX	
t <sub>W</sub>	Pulse duration, LE low	3		ns
t <sub>su</sub>	Setup time, D before LE↑	2		ns
th	Hold time, D after LE↑	1		ns

## switching characteristics over recommended operating free-air temperature range, V<sub>REF</sub> = 0.75 V

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 3.3 V ± 0.15 V		UNIT
	(HAP O I)	(0011-01)	MIN	MAX	
	D	0	1.6	5	no
<sup>t</sup> pd	LE	Q	1.7	5.7	ns

SCES091A - DECEMBER 1996 - REVISED APRIL 1997

### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>I</sub> includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_f \leq 1$  ns.
- C. The outputs are measured one at a time with one transition per measurement.
- D.  $t_{PHL}$  and  $t_{PLH}$  are the same as  $t_{pd}$ .

Figure 1. Load Circuit and Voltage Waveforms

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated