

CMOS 8-Stage Static Bidirectional Parallel/Serial Input/Output Bus Register

High-Voltage Types (20-Volt Rating)

- CD4034B is a static eight-stage parallel-or serial-input parallel-output register. It can be used to:
- 1) bidirectionally transfer parallel information between two buses, 2) convert serial data to parallel form and direct the parallel data to either of two buses, 3) store (recirculate) parallel data, or 4) accept parallel data from either of two buses and convert that data to serial form. Inputs that control the operations include a single-phase CLOCK (CL), A DATA ENABLE (AE), ASYNCHRONOUS/SYNCHRONOUS (A/S), A-BUS-TO-B-BUS/B-BUS-TO-A-BUS (A/B), and PAR-ALLEL/SERIAL (P/S).

Data inputs include 16 bidirectional parallel data lines of which the eight A data lines are inputs (3-state outputs) and the B data lines are outputs (inputs) depending on the signal level on the A/B input. In addition, an input for SERIAL DATA is also provided.

All register stages are D-type master-slave flip-flops with separate master and slave clock inputs generated internally to allow synchronous or asynchronous data transfer from master to slave. Isolation from external noise and the effects of loading is provided by output buffering.

PARALLEL OPERATION

A high P/S input signal allows data transfer into the register via the parallel data lines synchronously with the positive transition of the clock provided the A/S input is low. If the A/S input is high the transfer is independent of the clock. The direction of data flow is controlled by the A/B input. When this signal is high the A data lines are inputs (and B data lines are outputs); a low A/B signal reverses the direction of data flow.

The AE input is an additional feature which allows many registers to feed data to a common bus. The A DATA lines are enabled only when this signal is high.

Data storage through recirculation of data in each register stage is accomplished by making the A/B signal high and the AE signal low.

Applications:

- Parallel Input/Parallel Output,
 Serial Input/Parallel Output,
 Serial Input/Serial Output Register
- Shift right/shift left register
- Shift right/shift left with parallel loading
- Address register
- Buffer register
- Bus system register with enable parallel lines at bus side
- Double bus register system
- Up-Down Johnson or ring counter
- Pseudo-random code generators
- Sample and hold register (storage, counting, display)
- Frequency and phase comparator


SERIAL OPERATION

A low P/S signal allows serial data to transfer into the register synchronously with the positive transition of the clock. The A/S input is internally disabled when the register is in the serial mode (asynchronous serial operation is not allowed).

The serial data appears as output data on either the B lines (when A/B is high) or the A lines (when A/B is low and the AE signal is high).

Register expansion can be accomplished by simply cascading CD4034B packages.

The CD4034B types are supplied in 24-lead dual-in-line ceramic packages (D and F suffixes), 24-lead dual-in-line plastic packages (E suffix), and in chip form (H suffix).



Features:

- Bidirectional parallel data input
- Parallel or serial inputs/parallel outputs
- Asynchronous or synchronous parallel data loading
- Parallel data-input enable on "A" data lines (3-state output)
- Data recirculation for register expansion
- Multipackage register expansion
- Fully static operation dc-to-10 MHz (typ.) at V_{DD} = 10 V
- Standardized, symmetrical output characteristics
- 100% tested for quiescent current at 20 V
- 5-V, 10-V, and 15-V parametric ratings
- Maximum input current of 1 μA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- Noise margin (over full package-temperature range):

1 V at V_{DD} = 5 V

2 V at V_{DD} = 10 V

2.5 V at V_{DD} = 15 V

 Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"

MAXIMUM RATINGS, Absolute-Maximum Values: DC SUPPLY-VOLTAGE RANGE, (VDD)

	Voltages referenced to VSS Terminal)
0.5V to V _{DD} +0.5V	INPUT VOLTAGE RANGE, ALL INPUTS
±10mA	DC INPUT CURRENT, ANY ONE INPUT
	POWER DISSIPATION PER PACKAGE (PD):
	For T _A = -55°C to +100°C
Derate Linearity at 12mW/°C to 200mW	For TA = +100°C to +125°C
•	DEVICE DISSIPATION PER OUTPUT TRANSISTO
Il Package Types)	FOR TA = FULL PACKAGE-TEMPERATURE RAN
	OPERATING-TEMPERATURE RANGE (TA)
	STORAGE TEMPERATURE RANGE (Tstg)
	LEAD TEMPERATURE (DURING SOLDERING);

RECOMMENDED OPERATING CONDITIONS at $T_A = 25^{\circ}$ C, Except as Noted. For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	V _{DD}	LIM	1111170	
CHARACTERISTIC	(V)	Min.	Max.	UNITS
Supply-Voltage Range (For $T_A = Full Package-Temperature Range)$,	3	18	V
Data Setup Time, t _S	5	160	_	
Serial Data to Clock	10	60		ns
	15	40	_	
	5	50	- 1	
Parallel Data to Clock	10	30	-	ns
	15	20		
	5	350	_	
Clock Pulse Width, t _W	10	140	-	ns
	15	80	- 1	
	5		2	
Clock Input Frequency, f _{CL}	10	dc	5	MHz
	15		7	
Clock Input Rise or Fall Time, t _f CL, t _f CL*	5, 10, 15	_	15	μs

^{*}If more than one unit is cascaded trCL should be made less than or equal to the sum of the transition time and the fixed propagation delay of the output of the driving stage for the estimated capacitive load.




Fig. 1 - Steering logic diagram.

FLIP-FLOP TRUTH TABLE							
	INPUTS						
CL _M	CLS	D	Q				
		0	0				
\	_	0	0				
7		0	INVALID CONDITION				
5		х	0				
1	7	1	1				
\		1	1				
_ \		1	INVALID CONDITION				

1 = High Level 0 = Low Level X = Don't Care





Fig. 2 — Asynchronous operation propagation delay time and transition time.



- * INPUT REFERS TO ANY OF THE "A"OR "B" DATA INPUTS, "A" ENABLE, SERIAL INPUT, A/B, P/S, OR A/S INPUTS
- ** TSLH AND TSHL ARE SET-UP TIMES
 - 92CS-20078

Fig. 3 — Synchronous operation propagation delay times, transition times, and set-up times.




Fig. 4 - Timing diagram.

STATIC	ELECTRICAL	CHARACTERISTICS
VIAIIC	CLEVINIONE	CHARACIERISTICS

CHARAC- TERISTIC											C)	U N I T
	V _O (V)	V _{IN}	VDD	-55	40	+85	+125		+25	Max.	S	
		0,5	(V) 5	-99	5	150	ļ	Min.	Typ.	iviax.		
Quiescent		0,10	10	10	10	300	150 300		0.04	10		
Device Current,		0,15	15	20	20	600	600	<u> </u>	0.04	20	μΑ	
I _{DD} Max.	_	0,20	20	100	100	3000	3000	_	0.08	100		
	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1	_		
Output Low (Sink) Current	0.5	0,10	10	1.6	- 1.5	1.1	0.9	1.3	2.6	_		
IOL Min.	1.5	0,15	15	4.2	4	2.8	2.4	3.4	6.8	_		
	4.6	0,5	5	-0.64	-0.61	-0.42		-0.51	-1	_	mΑ	
Output High (Source)	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6				
Current,	9.5	0,10	10	1.6	-1.5	-1.1	0.9	-1.3	-2.6			
I _{OH} Min.	13.5	0,15	15	-4.2	4	-2.8	-2.4	-3.4	-6.8			
Output Voltage:		0,5	5	0.05				_	0	0.05	\forall	
Low Level,		0,10	10	0.05				_	0	0.05	- 1	
V _{OL} Max.	_	0,15	15	0.05				_	0	0.05		
Output		0,5	- 5	4.95			4.95	5	_			
Voltage: High-Level,	_	0,10	10	9.95 14.95				9.95	10			
V _{OH} Min.		0,15	15					14.95	15	-		
Input Low	0.5,4.5		5			1.5		_	_	1.5		
Voltage	1,9		10			3		_		3		
V _{IL} Max.	1.5,13.5		15		4			-	_	4	v	
Input High	0.5,4.5	-	5		3	3.5		3.5		_		
Voltage, V _{IH} Min.	1,9		10	7 7 –					-	1		
	1.5,13.5		15	11			11	_	_			
Input Current* I _{IN} Max.	-	0,18	18	±0.1	±0.1	±1	±1		±10-5	±0.1	μА	
3-State Output Leakage Current IOUT Max.	0,18	0,18	18	±0.4	±0.4	±12	±12	_	±10-4	±0.4	μΑ	

GATE-TO-SOURCE VOLTAGE (VDS)-V

FIG. 5 - Typical output low (sink)

current characteristics.

AMBIENT TEMPERATURE (TA)-25 °C


DRAIN-TO-SOURCE VOLTAGE (VDS)-V

9205-2431873

FIG. 6 - Minimum output low (sink)

current characteristics.

Fig. 7 — Typical output high (source) current characteristics.






Fig. 8 — Minimum output high (source)

current characteristics.




Fig. 9 — Typical transition time as a function of load capacitance.




Fig. 10 — Typical propagation delay time as a function of load capacitance [A[B] parallel Data Input to B(A) parallel Data Output, synchronous or asynchronous].




Fig. 11 - Register stage logic diagram (1 of 8 stages).

TRUTH TABLE FOR REGISTER INPUT-LEVELS AND RESULTING REGISTER OPERATION

"A" Enable	P/S	A/B	A/S	Operation*
0	0	0	х	Serial Mode; Synch. Serial Data Input, "A" Parallel Data Outputs Disabled
0	0	1	Х	Serial Mode; Synch. Serial Data Input, "B" Parallel Data Output
0	1	0	0	Parallel Mode; "B" Synch. Parallel Data Inputs, "A" Parallel Data Outputs Disabled
0	1	0	1	Parallel Mode; "B" Asynch. Parallel Data Inputs, "A" Parallel Data Outputs Disabled
0	1	1	0	Parallel Mode; "A" Parallel Data Inputs Disabled, "B" Parallel Data Outputs, Synch. Data Recirculation
0	1	1	1	Parallel Mode; "A" Parallel Data Inputs Disabled, "B" Parallel Data Outputs, Asynch. Data Recirculation
1	0	0	X	Serial Mode; Synch. Serial Data Input, "A" Parallel Data Output
1	0	1	Х	Serial Mode; Synch. Serial Data Input, "B" Parallel Data Output
1	1	0	0	Parallel Mode; "B" Synch. Parallel Data Input, "A" Parallel Data Output
1	1	0	1	Parallel Mode; "B" Asynch. Parallel Data Input, "A" Parallel Data Output
1	1	1	0	Parallel Mode; "A" Synch. Parallel Data Input, "B" Parallel Data Output
1	1	1	1	Parallel Mode; "A" Asynch. Parallel Data Input, "B" Parallel Data Output

^{*}Outputs change at positive transition of clock in the serial mode and when the A/S control input is "low" in the parallel mode. During transfer from parallel to serial operation A/S should remain low in order to prevent D_S transfer into Flip Flops.

1 = HIGH LEVEL

0 = LOW LEVEL

X = DON'T CARE




Fig. 12 — Typical dynamic power dissipation as a function of clock frequency.




Fig. 13 — Dynamic power dissipation test circuit.




Fig. 14 - Quiescent-device-current test circuit.




Fig. 15 - Input-current test circuit.

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = 25^{\circ}C$; Input $t_0, t_1 = 20 \text{ ns}$,

 $C_{\rm L}$ = 50 pF, $R_{\rm L}$ = 200 k Ω

OLIA DA OTERIOTIO	N .00	T	LIMITS	UNITS	
CHARACTERISTIC	V _{DÓ} (V)	MIN.	TYP.	MAX.	UNITS
Propagation Delay Time, tehl,	t _{PLH} 5	 	350	700	
A(B) Parallel Data in to	10	_	120	240	
B(A) Parallel Data Out	15	_	85	170	
Serial to Parallel Data Out	1				
3-State Propagation Delay telz,t	PHZ 5	 	200	400	1
A/B or AE to "A" OUT tezt,	t _{PZH} 10	-	80	160	
	15	-	60	120	
Transition Time, t _{THL}	t _{TLH} 5		100	200	1
	10	-	50	100	
	15	-	40	80	
Minimum Data Setup Time, tsu	5		80	160	1
Serial Data to Clock	10	-	30	60	ns
4.4	15	-	20	40	
	5	T	25	50	1
Parallel Data to Clock	10		15	30	
	15	-	10	. 20	
Minimum Data Hold Time, t _H	5	_		50	1
	10	-	-	15	
	15	-	-	10	
Minimum High-Level	5	 	175	350	1
Pulse Width, tw	10	_	70	140	
AE, P/S, A/S	15	-	40	80	i
Maximum Clock	5	2	4	_	
Frequency, fcL	10	5	10	–	MHz
	15	7	14	-	
Minimum Clock Pulse	5		125	250	
Width, tw	. 10	-	50	100	ns
	15	-	35	70	
Maximum Clock Rise or	5,10,15		1 _	15	110
Fall Time, t _r CL	, t _f CL*	-	_	'3	μS
Input Capacitance, Cin	Any Inpu	t -	5	7.5	pF




Fig. 16 - Input-voltage test circuit.

Applications






Fig. 17 - 16-bit parallel in/parallel out, parallel in serial out, serial in/ parallel out, serial in/serial out register.



If more than one unit is cascaded tCL should be made less than or equal to the sum of the transition time and the fixed propagation delay of the output of the driving stage for the estimated capacitive load.

Fig. 18-16-bit serial in/gated parallel out



combinations of transfer between the registers and bus systems.

Fig. 19 - Single- and double-bus systems.




Fig. 20 — Shift right/shift left with parallel inputs.

A "High" ("Low") on the shift Left/Shift Right input allows serial data on the Shift Left Input (Shift Right Input) to enter the register on the positive transition of the clock signal. A "high" on the "A" Enable Input disables the "A" parallel data lines on Reg. 1 and 2 and enables the "A" data lines on registers 3 and 4 and allows parallel data

into registers 1 and 2. Other logic schemes may be used in place of registers 3 and 4 for parallel loading.

When parallel inputs are not used Reg. 3 and 4 and associated logic are not required.

Shift left input must be disabled during parallel




Fig. 21 - N-stage shift register with fixed serial output line.






Fig. 22 - Sample and hold register-serial/ parallel in-parallel out.



TERMINAL DIAGRAM

92CS - 20744RI



Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10⁻³ inch).

Dimensions and pad layout for CD4034BH.

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated