- Multiplexed I/O Ports Provide Improved Bit Density
- Four Modes of Operation:
 - Hold (Store)
 - Shift Right
 - Shift Left
 - Load Data
- Operate With Outputs Enabled or at High Impedance
- 3-State Outputs Drive Bus Lines Directly
- Can Be Cascaded for n-Bit Word Lengths
- Synchronous Clear
- Applications:
 - Stacked or Push-Down Registers
 - Buffer Storage
 - Accumulator Registers
- Package Options Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

description


These 8-bit universal shift/storage registers feature multiplexed input/output (I/O) ports to achieve full 8-bit data handling in a 20-pin package. Two function-select (S0, S1) inputs and two output-enable ($\overline{OE1}$, $\overline{OE2}$) inputs can be used to choose the modes of operation listed in the function table.

Synchronous parallel loading is accomplished by taking both S0 and S1 high. This places the 3-state outputs in the high-impedance state and permits data applied on the I/O ports to be clocked into the register. Reading out of the register can be accomplished while the outputs are enabled in any mode. Clearing occurs synchronously when the clear (CLR) input is low. Taking either OE1 or OE2 high disables the outputs but has no effect on clearing, shifting, or storing data.

The SN54ALS323 is characterized for operation over the full military temperature range of -55° C to 125° C. The SN74ALS323 is characterized for operation from 0° C to 70° C.

SN54ALS323 J PACKAGE SN74ALS323 DW OR N PACKAGE (TOP VIEW)										
S0 [OE1 C OE2 C G/QG C E/QE C Q/QA C A/QA C CLR C GND [1 2 3 4 5 6 7 8 9 10	20 19 18 17 16 15 14 13 12 11	V _{CC} S1 SL Q _H ' H/Q _H F/Q _F D/Q _D B/Q _B CLK SR							

SN54ALS323 . . . FK PACKAGE (TOP VIEW)



PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




	FUNCTION TABLE																	
				INP	UTS							I/O P	ORTS				OUTPUTS	
MODE	CLR	S 1	S0	OE1†	OE2†	CLK	SL	SR	A/Q _A	B/Q _B	C/QC	D/QD	E/QE	F/Q _F	G/Q _G	H/Q _H	$Q_{A'}$	Q _{H′}
Clear	L L L	X L H	L X H	L L X	L L X	$\uparrow \\ \uparrow \\ \uparrow$	X X X	X X X	L L X	L L L	L L L							
Hold	H H	L X	L X	L L	L L	X L	X X	X X	Q _{A0} Q _{A0}	Q _{B0} Q _{B0}	Q _{C0} Q _{C0}	Q _{D0} Q _{D0}	Q _{E0} Q _{E0}	Q _{F0} Q _{F0}	Q _{G0} Q _{G0}	Q _{H0} Q _{H0}	Q _{A0} Q _{A0}	Q _{H0} Q _{H0}
Shift Right	H H	L L	H H	L L	L L	$\uparrow \\ \uparrow$	X X	H L	H L	Q _{An} Q _{An}	Q _{Bn} Q _{Bn}	Q _{Cn} Q _{Cn}	Q _{Dn} Q _{Dn}	Q _{En} Q _{En}	Q _{Fn} Q _{Fn}	Q _{Gn} Q _{Gn}	H L	Q _{Gn} Q _{Gn}
Shift Left	H H	H H	L	L	L	↑ ↑	H L	X X	Q _{Bn} Q _{Bn}	Q _{Cn} Q _{Cn}	Q _{Dn} Q _{Dn}	Q _{En} Q _{En}	Q _{Fn} Q _{Fn}	Q _{Gn} Q _{Gn}	Q _{Hn} Q _{Hn}	H L	Q _{Bn} Q _{Bn}	H L
Load	Н	Н	Н	Х	Х	Ŷ	Х	Х	а	b	С	d	е	f	g	h	а	h

NOTE: a . . . h = the level of the steady-state input at inputs A through H, respectively. This data is loaded into the flip-flops while the flip-flop outputs are isolated from the I/O terminals.

[†] When one or both output-enable inputs are high, the eight I/O terminals are disabled to the high-impedance state; however, sequential operation or clearing of the register is not affected.

logic symbol[‡]



[‡] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



logic diagram (positive logic) _9 CLR S0 19 **S1** ¹⁸ SL (shift left 11 SR serial input) (shift right Six serial input) Identical Channels Not Shown[†] 12 CLK -1D 1D **C**1 **C1** 17 Q_H 8 QA 2 OE1 3 OF2 7 16 A/QA H/Q_H

 \dagger I/O ports not shown: B/Q_B (13), C/Q_C (6), D/Q_D (14), E/Q_E (5), F/Q_F (15), and G/Q_G (4).

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[‡]

Supply voltage, V _{CC}	
Input voltage, VI: All inputs	
I/O ports	5.5 V
Operating free-air temperature range, T _A : SN54ALS323	-55°C to 125°C
SN74ALS323	0°C to 70°C
Storage temperature range	-65°C to 150°C

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



recommended operating conditions

			SN	54ALS3	23	SN	74ALS3	23	UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage		2			2			V
VIL	Low-level input voltage				0.7			0.8	V
1	Ligh lovel output ourrest	$Q_{A'}$ or $Q_{H'}$			-0.4			-0.4	
ЮН	High-level output current	Q _A thru Q _H			-1			-2.6	mA
1		Q _{A'} or Q _{H'}			4			8	
IOL	Low-level output current	Q _A thru Q _H			12			24	mA
ТА	Operating free-air temperature)	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	ADAMETED	TEST CONDITIONS		SN	54ALS3	23	SN			
P	PARAMETER	TEST CO	NDITIONS	MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	UNIT
VIK		V _{CC} = 4.5 V,	l _l = –18 mA			-1.5			-1.5	V
	Any output	$V_{CC} = 4.5 V \text{ to } 5.5 V,$	I _{OH} = - 0.4 mA	V _{CC} -2			V _{CC} -2	2		
VOH	O a thru Ou		I _{OH} = – 1 mA	2.4	3.3					V
	Q _A thru Q _H	V _{CC} = 4.5 V	I _{OH} = - 2.6 mA				2.4	3.2		
	0		$I_{OL} = 4 \text{ mA}$		0.25	0.4		0.25	0.4	
Vai	$Q_{A'}$ or $Q_{H'}$	$V_{CC} = 4.5 V$	I _{OL} = 8 mA					0.35	0.5	v
VOL	Q_A thru Q_H	V _{CC} = 4.5 V	I _{OL} = 12 mA		0.25	0.4		0.25	0.4	v
			I _{OL} = 24 mA					0.35	0.5	
l.	A thru H		VI = 5.5 V			0.1			0.1	mA
łį	Any others	V _{CC} = 5.5 V	V _I = 7 V			0.1			0.1	ШA
IIH‡		V _{CC} = 5.5 V,	VI = 2.7 V			20			20	μΑ
	S0, S1, SR, SL		N/ 0.4 M			-0.2			-0.2	
IIL‡	Any others	V _{CC} = 5.5 V,	V _I = 0.4 V		-0.1				-0.1	mA
	Q _{A'} or Q _{H'}			-15		-70	-15		-70	
los§	Q _A thru Q _H	V _{CC} = 5.5 V,	V _O = 2.25 V	-20		-112	-30		-112	mA
	-		Outputs high		15	28		15	28	
ICC		V _{CC} = 5.5 V	Outputs low		22	38		22	38	mA
			Outputs disabled		23	40		23	40	

[†] All typical values are at V_{CC} = 5 V, T_A = 25°C. [‡] For I/O ports (Q_A thru Q_H), the parameters I_{IH} and I_{IL} include the off-state output current. § The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I_{OS}.



timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

					SN54A	LS323	SN74A	LS323	UNIT	
					MIN	MAX	MIN	LS323 MAX 17		
fclock	Clock frequency (at 50% duty cycle)			0	17	0	17	MHz		
tw	Pulse duration	CLK high or low			22		16.5		ns	
		S0 or S1			25		20			
			Hig	h	18		16			
t _{su}	Setup time before CLK↑	Serial or parallel data	Lov	0 17 0 17 22 16.5 25 20	ns					
		CLR active			25		20]	
	Inactive-state setup time before CLK ^{↑†}	CLR			18		16			
	•	S0 or S1			0 0					
th	Hold time after CLK↑	Serial or parallel data			0		0		ns	


[†] Inactive-state setup time is also referred to as recovery time.

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	ТО (ОUТРUТ)	CL R1 R2	V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R1 = 500 Ω, R2 = 500 Ω, T _A = MIN to MAX [‡]					
			SN54A	LS323	SN74A				
			MIN	MAX	MIN	MAX			
fmax			17		17		MHz		
^t PLH	CLK	Q _A thru Q _H	2	19	4	13	ns		
^t PHL			4	25	7	19			
^t PLH	CLK	0	2	21	5	15	ns		
^t PHL		$Q_{A'}$ or $Q_{H'}$	4	25	8	18			
^t PZH	OE1, OE2	Q _A thru Q _H	5	22	6	16	ns		
^t PZL	UET, UEZ		6	27	8	22	115		
^t PZH	S0 S1	O . thru O .	5	27	7	17	ns		
^t PZL	S0, S1	Q _A thru Q _H	6	27	8	22	115		
^t PHZ	OE1, OE2	O thru O	1	15	1	8	ns		
^t PLZ		Q _A thru Q _H	4	38	5	15	115		
^t PHZ	S0, S1	Q _A thru Q _H	1	16	1	12	ns		
^t PLZ	50, 51		4	34	8	25			

[‡] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.





NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
- D. All input pulses have the following characteristics: PRR \leq 1 MHz, t_f = t_f = 2 ns, duty cycle = 50%.
- E. The outputs are measured one at a time with one transition per measurement.
 - Figure 1. Load Circuits and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated