- EPIC ™ (Enhanced-Performance Implanted CMOS) Process
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at V_{CC}, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot)
 > 2 V at V_{CC}, T_A = 25°C
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Package Options Include Plastic Small-Outline (D, NS), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), and Thin Shrink Small-Outline (PW) Packages, Ceramic Flat (W) Packages, Chip Carriers (FK), and DIPs (J)

description

The 'LV164A devices are 8-bit parallel-out serial shift registers designed for 2-V to 5.5-V $\rm V_{CC}$ operation.

These devices feature AND-gated serial (A and B) inputs and an asynchronous clear (\overline{CLR}) input. The gated serial inputs permit complete control over incoming data as a low at either input inhibits

entry of the new data and resets the first flip-flop to the low level at the next clock pulse. A high-level input enables the other input, which then determines the state of the first flip-flop. Data at the serial inputs can be changed while the clock is high or low, provided the minimum setup time requirements are met. Clocking occurs on the low-to-high-level transition of the clock (CLK) input.

The SN54LV164A is characterized for operation over the full military temperature range of -55° C to 125° C. The SN74LV164A is characterized for operation from -40° C to 85° C.

		FUNG		ABLE		
	INPU	JTS		C	DUTPUT	S
CLR	CLK	Α	В	Q _A	Q _B .	Q _H
L	Х	Х	Х	L	L	L
н	L	Х	Х	Q _{A0}	Q_{B0}	Q _{H0}
н	\uparrow	Н	Н	н	Q _{An}	Q _{Gn}
н	\uparrow	L	Х	L	Q _{An}	Q _{Gn}
н	\uparrow	Х	L	L	Q _{An}	QGn

 Q_{A0} , Q_{B0} , Q_{H0} = the level of Q_A , Q_B , or Q_H , respectively, before the indicated steady-state inputs conditions were established

 Q_{An} , Q_{Gn} = the level of Q_A or Q_G before the most recent \uparrow transition of the clock: indicates a 1-bit shift



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SN54LV164A . . . J OR W PACKAGE SN74LV164A . . . D, DB, DGV, NS, OR PW PACKAGE (TOP VIEW)

SCLS403B - APRIL 1998 - REVISED JUNE 1998

	(,		
A [B [Q _A [Q _B [Q _C [Q _D [GND]	3 4 5 6	0	12 11 10	V _{CC} Q _H Q _G Q _F CLR CLK	
	-				


SN54LV164A . . . FK PACKAGE (TOP VIEW)

	ш	A N	Vcc	ч Э	
Q _A NC Q _B NC Q _C	4 5 6 7 8 9	2 1 10 11	20 1 12 1	18 _ 17 _ 16 _ 15 _ 14 _ 14 _ 14 _ 18	Q _G NC Q _F NC Q _E
1				~	
	0 D	C ND NC		C.L.	

NC - No internal connection


SCLS403B - APRIL 1998 - REVISED JUNE 1998

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, DB, DGV, J, NS, PW, and W packages.


logic diagram (positive logic)



Pin numbers shown are for the D, DB, DGV, J, NS, PW, and W packages.



SCLS403B - APRIL 1998 - REVISED JUNE 1998



typical clear, shift, and clear sequences

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} Input voltage range, V _I (see Note 1)		
Output voltage range, VO (see Notes 1 and 2)		\dots –0.5 V to V _{CC} + 0.5 V
Input clamp current, I_{IK} (V _I < 0)		
Output clamp current, I_{OK} (V _O < 0 or V _O > V _C		
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$		
Continuous current through V_{CC} or GND		
Package thermal impedance, θ_{JA} (see Note 3)	, , ,	
	DGV package	
Storage temperature range, T _{stg}	PW package	

⁺ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

- 2. This value is limited to 7 V maximum.
- 3. The package thermal impedance is calculated in accordance with JESD 51.



SCLS403B – APRIL 1998 – REVISED JUNE 1998

recommended operating conditions (see Note 4)

			SN54I	SN54LV164A		LV164A	116117
			MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage		2	5.5	2	5.5	V
		V _{CC} = 2 V	1.5		1.5		
v	High-level input voltage	V_{CC} = 2.3 V to 2.7 V	$V_{CC} \times 0.$	7	$V_{CC} \times 0$.7	v
VIH	nigh-level liiput voltage	$V_{CC} = 3 V \text{ to } 3.6 V$	$V_{CC} \times 0.$	7	$V_{CC} \times 0$.7	v
		V_{CC} = 4.5 V to 5.5 V	$V_{CC} \times 0.$	7	$V_{CC} \times 0$.7	
		$V_{CC} = 2 V$		0.5		0.5	
VIL	Low-level input voltage	V_{CC} = 2.3 V to 2.7 V		$V_{CC} \times 0.3$		$V_{CC} \times 0.3$	v
۷IL	Low-level input voltage	V_{CC} = 3 V to 3.6 V		$V_{CC} \times 0.3$		$V_{CC} \times 0.3$	v
		V_{CC} = 4.5 V to 5.5 V		$V_{CC} \times 0.3$		$V_{CC} \times 0.3$	
VI	Input voltage		0	5.5	0	5.5	V
VO	Output voltage		0	Vcc	0	V _{CC}	V
		$V_{CC} = 2 V$	ć	-50		-50	μΑ
	High-level output current	V_{CC} = 2.3 V to 2.7 V	202	-2		-2	
ЮН	nigh-level output current	$V_{CC} = 3 V \text{ to } 3.6 V$	PAC	-6		-6	mA
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		-12		-12	
		$V_{CC} = 2 V$		50		50	μΑ
IOL	Low-level output current	V_{CC} = 2.3 V to 2.7 V		2		2	
UCL		V_{CC} = 3 V to 3.6 V		6		6	mA
		V_{CC} = 4.5 V to 5.5 V		12		12	
		V_{CC} = 2.3 V to 2.7 V	0	200	0	200	
$\Delta t/\Delta v$	Input transition rise or fall rate	$V_{CC} = 3 V \text{ to } 3.6 V$	0	100	0	100	ns/V
		V_{CC} = 4.5 V to 5.5 V	0	20	0	20	
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

electrical characteristics	over	recommended	operating	free-air	temperature	range	(unless
otherwise noted)					-	•	•

PARAMETER	TEST CONDITIONS		SN54LV164A	SN74LV164A	UNIT
PARAMETER	TEST CONDITIONS	Vcc	MIN TYP MAX	MIN TYP MAX	UNIT
	I _{OH} = -50 μA	2 V to 5.5 V	V _{CC} -0.1	V _{CC} -0.1	
Vou	$I_{OH} = -2 \text{ mA}$	2.3 V	2	2	V
Voh	$I_{OH} = -6 \text{ mA}$	3 V	2.48	2.48	v
	$I_{OH} = -12 \text{ mA}$	4.5 V	3.8	3.8	
	I _{OL} = 50 μA	2 V to 5.5 V	0.1	0.1	
Mai	$I_{OL} = 2 \text{ mA}$	2.3 V	0.4	0.4	V
VOL	$I_{OL} = 6 \text{ mA}$	3 V	<u>(</u>) 0.44	0.44	v
	I _{OL} = 12 mA	4.5 V	0.55	0.55	
lj	$V_{I} = V_{CC}$ or GND	5.5 V	±1	±1	μA
ICC	$V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$	5.5 V	20	20	μA
loff	$V_{I} \text{ or } V_{O} = 0 \text{ to } 5.5 \text{ V}$	0 V	5	5	μA
Ci	$V_I = V_{CC}$ or GND	3.3 V	2.2	2.2	pF

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SCLS403B - APRIL 1998 - REVISED JUNE 1998

timing requirements over recommended operating free-air temperature range, V_{CC} = 2.5 V \pm 0.2 V (unless otherwise noted) (see Figure 1)

			T _A = 2	T _A = 25°C		/164A	SN74LV164A		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
	Pulse duration	CLR low	6		6.5	~	6.5		ns
tw		CLK high or low	6.5		7.5	12.4	7.5		115
	Cature times	Data before CLK↑	6.5		8.5	11r	8.5		20
t _{su}	Setup time	CLR inactive	3		3		3		ns
t _h	Hold time	Data after CLK↑	-0.5		0		0		ns

timing requirements over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

			T _A = 25°C		SN54LV164A		SN74LV164A		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
	Pulse duration	CLR low	5		5	~	5		ns
tw		CLK high or low	5		5	12/1	5		115
	Cature time	Data before CLK↑	5		6	JIV III	6		-
t _{su}	Setup time	CLR inactive	2.5		2.5		2.5		ns
th	Hold time	Data after CLK↑	0		0		0		ns

timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

			T _A = 2	25°C	SN54L	/164A	SN74L	/164A	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
	Pulse duration	CLR low	5		5	~	5		50
tw		CLK high or low	5		5	12.4	5		ns
	Cature time	Data before CLK↑	4.5		4.5	11r	4.5		-
t _{su}	Setup time	CLR inactive	2.5		2.5		2.5		ns
th	Hold time	Data after CLK↑	1		1		1		ns

switching characteristics over recommended operating free-air temperature range, V_{CC} = 2.5 V \pm 0.2 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	LOAD	Т	₄ = 25°C	;	SN54L	V164A	SN74L	/164A	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
4			CL = 15 pF*	55	105		50	~	50		MHz
fmax			C _L = 50 pF	45	85		40	12.0	40		IVITIZ
^t pd*	CLK	Q	C _I = 15 pF		9.2	17.6	9	20	1	20	ns
^t PHL*	CLR	Q	$O_{L} = 15 \text{ pr}$		8.6	16	91	18	1	18	115
^t pd	CLK	Q	C ₁ = 50 pF		11.5	21.1	1	24	1	24	ns
^t PHL	CLR	Q	$C_{L} = 50 \text{ pr}$		10.8	19.5	1	22	1	22	115

* On products compliant to MIL-PRF-38535, this parameter is not production tested.



SCLS403B – APRIL 1998 – REVISED JUNE 1998

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	LOAD	T,	ן = 25°C	;	SN54L	/164A	SN74L	/164A	UNIT
FARAWIETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
4			C _L = 15 pF*	80	155		65	~	65		MHz
fmax			C _L = 50 pF	50	120		45	12.01	45		IVITIZ
tpd*	CLK	-	0 45 - 5		6.4	12.8	4	15	1	15	
^t PHL*	CLR	Q	C _L = 15 pF		6	12.8	্শ	15	1	15	ns
^t pd	CLK	Q	C _I = 50 pF		8.3	16.3	1	18.5	1	18.5	
^t PHL	CLR	Ŷ	$C_{L} = 50 \text{ pr}$		7.9	16.3	1	18.5	1	18.5	ns

* On products compliant to MIL-PRF-38535, this parameter is not production tested.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT) (O	TO (OUTPUT)	LOAD CAPACITANCE	T _A = 25°C		SN54LV164A		SN74LV164A		UNIT	
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
fmax			CL = 15 pF*	125	220		105	~	105		MHz
			CL = 50 pF	85	165		75	12.1	75		
^t pd*	CLK	Q	Q C _L = 15 pF		4.5	9	29	10.5	1	10.5	ns
^t PHL*	CLR				4.2	8.6	্প	10	1	10	
t _{pd}	CLK	Q	$C_{\rm L} = 50 \rm pE$		6	11	1	12.5	1	12.5	
tPHL	CLR			C _L = 50 pF		5.8	10.6	1	12.5	1	12.5

* On products compliant to MIL-PRF-38535, this parameter is not production tested.

noise characteristics, V_{CC} = 3.3 V, C_L = 50 pF, T_A = 25°C (see Note 5)

	PARAMETER		SN74LV164A		
PARAMETER		MIN	TYP	MAX	UNIT
VOL(P)	Quiet output, maximum dynamic V _{OL}		0.28	0.8	V
VOL(V)	Quiet output, minimum dynamic V _{OL}		-0.22	-0.8	V
VOH(V)	Quiet output, minimum dynamic V _{OH}		3.09		V
VIH(D)	High-level dynamic input voltage	2.31			V
V _{IL(D)}	Low-level dynamic input voltage			0.99	V


NOTE 5: Characteristics are for surface-mount packages only.

operating characteristics, $T_A = 25^{\circ}C$

PARAMETER		TEST CO	V _{CC}	TYP	UNIT	
C _{pd}	Power dissipation capacitance	C _L = 50 pF,	f = 10 MHz	3.3 V	48.1	pF
				5 V	47.5	



SCLS403B - APRIL 1998 - REVISED JUNE 1998



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_f \leq 3 ns, t_f \leq 3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PHL} and t_{PLH} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated