
- **EPIC** ™ (Enhanced-Performance Implanted **CMOS) Process**
- Typical V_{OLP} (Output Ground Bounce) $< 0.8 \text{ V at V}_{CC}, T_A = 25^{\circ}\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) < 2 V at V_{CC} , $T_A = 25^{\circ}C$
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- **ESD Protection Exceeds 2000 V Per** MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- **Package Options Include Plastic** Small-Outline (D, NS), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), and Thin Shrink Small-Outline (PW) Packages, Ceramic Flat (W) Packages, Chip Carriers (FK), and DIPs (J)

description


The 'LV165A devices are parallel-load, 8-bit shift registers designed for 2-V to 5.5-V V_{CC} operation.

When the device is clocked, data is shifted toward the serial output Q_H. Parallel-in access to each stage is provided by eight individual direct data inputs that are enabled by a low level at the shift/load (SH/LD) input. The 'LV165A devices feature a clock inhibit function and a complemented serial output QH.

SN54LV165A...JORWPACKAGE SN74LV165A...D, DB, DGV, NS, OR PW PACKAGE (TOP VIEW)



SN54LV165A . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

Clocking is accomplished by a low-to-high transition of the clock (CLK) input while SH/LD is held high and clock inhibit (CLK INH) is held low. The functions of the CLK and CLK INH inputs are interchangeable. Since a low CLK input and a low-to-high transition of CLK INH accomplishes clocking, CLK INH should be changed to the high level only while CLK is high. Parallel loading is inhibited when SH/ $\overline{\text{LD}}$ is held high. The parallel inputs to the register are enabled while SH/\overline{LD} is held low, independently of the levels of CLK, CLK INH, or SER.

The SN54LV165A is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74LV165A is characterized for operation from -40°C to 85°C.

FUNCTION TABLE

	INPUT	S	OPERATION
SH/LD	CLK	CLK INH	OPERATION
L	Χ	Χ	Parallel load
Н	Н	Χ	Q_0
Н	Χ	Н	Q_0
Н	L	1	Shift
Н	\uparrow	L	Shift




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated




logic diagram (positive logic)



Pin numbers shown are for the D, DB, DGV, J, NS, PW, and W packages.

typical shift, load, and inhibit sequences





absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}		–0.5 V to 7 V
Input voltage range, V _I (see Note 1)		0.5 V to 7 V
Output voltage range, VO (see Notes 1 and 2)		0.5 V to V _{CC} + 0.5 V
Input clamp current, I_{IK} ($V_I < 0$)		
Output clamp current, IOK (VO < 0 or VO > VCO	C)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})		±25 mA
Continuous current through V _{CC} or GND		±50 mA
Package thermal impedance, θ_{JA} (see Note 3):	: D package	113°C/W
-	DB package	131°C/W
	DGV package	180°C/W
	NS package	111°C/W
	PW package	149°C/W
Storage temperature range, T _{Stg}		–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

- 2. This value is limited to 7 V maximum.
- 3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

			SN54LV	165A	SN74L\	/165A	UNIT
			MIN	MAX	MIN	MAX	UNII
Vсс	Supply voltage		2	5.5	2	5.5	V
		V _{CC} = 2 V	1.5		1.5		
\/	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	V _{CC} ×0.7		V _{CC} ×0.7		V
VIH	nigii-levei iriput voltage	$V_{CC} = 3 V \text{ to } 3.6 V$	V _{CC} ×0.7		V _{CC} × 0.7		v
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	V _{CC} × 0.7		$V_{CC} \times 0.7$		
		V _{CC} = 2 V		0.5		0.5	
VIL	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	V	$CC \times 0.3$	V	CC×0.3	V
V IL	Low-level input voltage	$V_{CC} = 3 V \text{ to } 3.6 V$	V	$CC \times 0.3$	V	CC×0.3	v
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	V	$CC \times 0.3$	V	CC×0.3	
VI	Input voltage		0	5.5	0	5.5	V
VO	Output voltage		0	VCC	0	VCC	V
		V _{CC} = 2 V	7	– 50		-50	μΑ
lou	High-level output current	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	5	-2		-2	
ЮН	r light-level output current	$V_{CC} = 3 V \text{ to } 3.6 V$	30	-6		-6	mA
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	Q	-12		-12	
		$V_{CC} = 2 V$		50		50	μΑ
loi	Low-level output current	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		2		2	
lOL	Low level output current	$V_{CC} = 3 V \text{ to } 3.6 V$		6		6	mA
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		12		12	
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	0	200	0	200	
$\Delta t/\Delta v$	Input transition rise or fall rate	$V_{CC} = 3 V \text{ to } 3.6 V$	0	100	0	100	ns/V
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	0	20	0	20	
T_A	Operating free-air temperature		- 55	125	-40	85	°C

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54LV165A	SN74LV165A	UNIT
PARAMETER	TEST CONDITIONS	VCC	MIN TYP MAX	MIN TYP MAX	UNII
	I _{OH} = -50 μA	2 V to 5.5 V	V _{CC} -0.1	V _{CC} -0.1	
Vall	I _{OH} = -2 mA	2.3 V	2	2	٧
VOH	I _{OH} = -6 mA	3 V	2.48	2.48	V
	I _{OH} = -12 mA	4.5 V	3.8	3.8	
	I _{OL} = 50 μA	2 V to 5.5 V	0.1	0.1	
Val	I _{OL} = 2 mA	2.3 V	0.4	0.4	V
VOL	I _{OL} = 6 mA	3 V	0.44	0.44	V
	I _{OL} = 12 mA	4.5 V	0.55	0.55	
lį	$V_I = V_{CC}$ or GND	5.5 V	±1	±1	μΑ
ICC	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V	20	20	μΑ
l _{off}	V_I or $V_O = 0$ to 5.5 V	0 V	5	5	μΑ
Ci	V _I = V _{CC} or GND	3.3 V	1.7	1.7	pF

timing requirements over recommended operating free-air temperature range, V_{CC} = 2.5 V \pm 0.2 V (unless otherwise noted) (see Figure 1)

			T _A = 2	25°C	SN54LV165A		SN74LV165A		UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT	
·	t _W Pulse duration	CLK high or low	8.5		9		9		ns	
^t W		SH/LD low	11		13	3	13		115	
		SH/LD high before CLK↑	7		8.5	Z	8.5			
١.	Oather Care	SER before CLK↑	8.5		9.5	200	9.5			
t _{su}	Setup time	CLK INH before CLK↑	7		7.		7		ns	
		Data before SH/LD↑	11.5		12		12			
		SER data after CLK↑	-1		00		0			
t _h	Hold time	Parallel data after SH/LD↑	0		0.5		0.5		ns	
		SH/LD high after CLK↑	0		0		0			

timing requirements over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

			T _A = 2	25°C	SN54L	V165A	SN74LV165A		UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT	
t Dulas duration		CLK high or low	6		7		7		no	
t _W	t _w Pulse duration	SH/LD low	7.5		9	7	9		ns	
		SH/LD high before CLK↑	5		6	Z	6			
١.	Output Care	SER before CLK↑	5		6	PA	6			
t _{su}	Setup time	CLK INH before CLK↑	5		5	ν,	5		ns	
		Data before SH/LD↑	7.5		8.5		8.5			
		SER data after CLK↑	0		00		0			
th	th Hold time	Parallel data after SH/LD↑	0.5		0.5		0.5		ns	
		SH/LD high after CLK↑	0	·	0		0	, and the second		

timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

			T _A = 2	25°C	SN54L	/165A	SN74LV165A		UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT	
t _w Pulse duration		CLK high or low	4		4		4		no	
t _W	Fulse duration	SH/LD low	5		6	Z	6		ns	
		SH/LD high before CLK↑	4		4	VR	4			
١.	Octor Con	SER before CLK↑	4		4	RE	4			
t _{su}	Setup time	CLK INH before CLK↑	3.5		3.5		3.5		ns	
		Data before SH/LD↑	5		5		5			
		SER data after CLK↑	0.5		0.5		0.5			
th	h Hold time	Parallel data after SH/LD↑	1		Q 1		1		ns	
		SH/LD high after CLK↑	0.5		0.5		0.5			

switching characteristics over recommended operating free-air temperature range, V_{CC} = 2.5 V \pm 0.2 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM TO		LOAD	T _A = 25°C		SN54LV165A		SN74LV165A		UNIT	
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
f			C _L = 15 pF*	50	80		45		45		MHz
f _{max}			C _L = 50 pF	40	65		35	14	35		IVITIZ
	CLK				12.2	19.8	1	22	1	22	
^t pd*	SH/LD	Q_H or \overline{Q}_H	C _L = 15 pF		13.1	21.5	1,4	23.5	1	23.5	ns
	Н				12.9	21.7	(S)	24	1	24	
	CLK				15.3	23.3	Q1	26	1	26	
^t pd	SH/LD	Q_H or \overline{Q}_H	C _L = 50 pF		16.1	25.1	2 1	28	1	28	ns
	Н				15.9	25.3	1	28	1	28	

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM TO		LOAD	T _A = 25°C		SN54LV165A		SN74LV165A		UNIT	
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	ONII
,			C _L = 15 pF*	65	115		55		55		MHz
fmax			C _L = 50 pF	60	90		50	151	50		IVITIZ
	CLK				8.6	15.4	1	1 8	1	18	
t _{pd} *	SH/LD	Q_H or \overline{Q}_H	C _L = 15 pF		9.1	15.8	1,4	18.5	1	18.5	ns
	Н				8.9	14.1	Ģ,	16.5	1	16.5	
	CLK				10.9	18.9	Q1	21.5	1	21.5	
t _{pd}	SH/LD	Q_H or \overline{Q}_H	C _L = 50 pF		11.3	19.3	<i>y</i> 1	22	1	22	ns
	Н				11.1	17.6	1	20	1	20	

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.



SN54LV165A, SN74LV165A PARALLEL-LOAD 8-BIT SHIFT REGISTERS

SCLS402B - APRIL 1998 - REVISED JULY 1998

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)


PARAMETER	FROM TO		LOAD	T _A = 25°C		SN54LV165A		SN74LV165A		UNIT	
FARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	ONIT
f			C _L = 15 pF*	110	165		90	_	90		MHz
fmax			C _L = 50 pF	95	125		85	151	85		IVII IZ
	CLK				6	9.9	1	11.5	1	11.5	
t _{pd} *	SH/LD	Q_H or \overline{Q}_H	C _L = 15 pF		6	9.9	1,4	11.5	1	11.5	ns
	Н				6	9	(-)	10.5	1	10.5	
	CLK				7.7	11.9	Q1	13.5	1	13.5	
t _{pd}	SH/LD	Q_H or \overline{Q}_H	C _L = 50 pF		7.7	11.9	Ø 1	13.5	1	13.5	ns
	Н				7.6	11	1	12.5	1	12.5	

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.

operating characteristics, T_A = 25°C

	PARAMETER	TEST CONDITIONS	VCC	TYP	UNIT
C _{pd}	Power dissipation capacitance	C _I = 50 pF, f = 10 MHz	3.3 V	36.1	pF
	Fower dissipation capacitance	CL = 50 pr, 1 = 10 MH2	5 V	37.5	

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_Q = 50 \Omega$, $t_f \leq 3$ ns, $t_f \leq 3$ ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpHL and tpLH are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated