
- EPIC™ (Enhanced-Performance Implanted CMOS) Process
- Typical V<sub>OLP</sub> (Output Ground Bounce)
   <0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot) >2 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- 8-Bit Serial-In, Parallel-Out Shift
- Shift Register Has Direct Clear
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Package Options Include Plastic Small-Outline (D, NS), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Flat (W) Packages, Chip Carriers (FK), and DIPs (J)

#### description


The 'LV595A devices are 8-bit shift registers designed for 2-V to 5.5-V  $V_{CC}$  operation.

These devices contain an 8-bit serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. The storage register has parallel 3-state outputs. Separate clocks are provided for both the shift and storage register. The shift register has a direct overriding clear ( $\overline{SRCLR}$ ) input, serial (SER) input, and a serial output for cascading. When the output-enable ( $\overline{OE}$ ) input is high, all outputs except  $Q_{H'}$  are in the high-impedance state.

SN54LV595A . . . J OR W PACKAGE SN74LV595A . . . D, DB, NS, OR PW PACKAGE (TOP VIEW)



SN54LV595A . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

Both the shift register clock (SRCLK) and storage register clock (RCLK) are positive-edge triggered. If both clocks are connected together, the shift register always is one clock pulse ahead of the storage register.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54LV595A is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74LV595A is characterized for operation from –40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


EPIC is a trademark of Texas Instruments Incorporated.



#### **FUNCTION TABLE**

		INPUTS			FUNCTION
SER	SRCLK	SRCLR	RCLK	OE	FUNCTION
Х	Х	Х	Х	Н	Outputs Q <sub>A</sub> –Q <sub>H</sub> are disabled.
Х	X	X	X	L	Outputs Q <sub>A</sub> –Q <sub>H</sub> are enabled.
Х	Χ	L	X	Χ	Shift register is cleared.
L	1	Н	Х	Х	First stage of the shift register goes low. Other stages store the data of previous stage, respectively.
Н	<b>↑</b>	Н	Х	Х	First stage of the shift register goes high. Other stages store the data of previous stage, respectively.
Х	$\downarrow$	Н	Х	Х	Shift-register state is not changed.
Х	Χ	Χ	$\uparrow$	Χ	Shift-register data is stored into the storage register.
Х	Х	X	$\downarrow$	Χ	Storage-register state is not changed.


### logic symbol†



<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, DB, J, NS, PW, and W packages.




### logic diagram (positive logic)



Pin numbers shown are for the D, DB, J, NS, PW, and W packages.



SCLS414D - APRIL 1998 - REVISED JANUARY 2000





#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub> –0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1) –0.5 V to 7 V
Output voltage range applied in the high or low state, V <sub>O</sub> (see Notes 1 and 2)0.5 V to V <sub>CC</sub> + 0.5 V
Output voltage range applied in high-impedance or power-off state, V <sub>O</sub> (see Note 1)0.5 V to 7 V
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ )
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )
Continuous current through V <sub>CC</sub> or GND±70 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 3): D package
DB package 82°C/W
NS package 64°C/W
PW package 108°C/W
Storage temperature range, T <sub>stq</sub> —65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
  - 2. This value is limited to 7 V maximum.
  - 3. The package thermal impedance is calculated in accordance with JESD 51.



SCLS414D - APRIL 1998 - REVISED JANUARY 2000

#### recommended operating conditions (see Note 4)

			SN54L	.V595A	SN74L	_V595A	UNIT
			MIN	MAX	MIN	MAX	UNII
VCC	Supply voltage		2	5.5	2	5.5	V
		V <sub>CC</sub> = 2 V	1.5		1.5		
V	Lliab level input veltage	V <sub>CC</sub> = 2.3 V to 2.7 V	V <sub>CC</sub> ×0.7		V <sub>CC</sub> × 0.7		V
VIH	High-level input voltage	V <sub>CC</sub> = 3 V to 3.6 V	V <sub>CC</sub> ×0.7		$V_{CC} \times 0.7$		V
		V <sub>CC</sub> = 4.5 V to 5.5 V	V <sub>CC</sub> ×0.7		V <sub>CC</sub> × 0.7		
		V <sub>CC</sub> = 2 V		0.5		0.5	
V	Low lovel input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		$V_{CC} \times 0.3$		V <sub>CC</sub> ×0.3	V
VIL	Low-level input voltage	V <sub>CC</sub> = 3 V to 3.6 V		V <sub>CC</sub> × 0.3		$V_{CC} \times 0.3$	V
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		V <sub>CC</sub> ×0.3		$V_{CC} \times 0.3$	
٧ <sub>I</sub>	Input voltage		0	5.5	0	5.5	V
V/ -	Output valtage	High or low state	0	<sup>4</sup> √Vcc	0	Vcc	V
VO	Output voltage	3-state	0 /	5.5	0	5.5	V
		V <sub>CC</sub> = 2 V	20	-50		-50	μΑ
lou	High-level output current	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	20	-2		-2	
ЮН	nigri-level output current	V <sub>CC</sub> = 3 V to 3.6 V	Q	-8		-8	mA
		V <sub>CC</sub> = 4.5 V to 5.5 V		-16		-16	
		V <sub>CC</sub> = 2 V		50		50	μΑ
1	Low lovel output ourrent	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		2		2	
lOL	Low-level output current	V <sub>CC</sub> = 3 V to 3.6 V		8		8	mA
		V <sub>CC</sub> = 4.5 V to 5.5 V		16		16	
	-	V <sub>CC</sub> = 2.3 V to 2.7 V	0	200	0	200	
Δt/Δν	Input transition rise or fall rate	V <sub>CC</sub> = 3 V to 3.6 V	0	100	0	100	ns/V
		V <sub>CC</sub> = 4.5 V to 5.5 V	0	20	0	20	
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 4: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DAD	AMETER	TEST CONDITIONS		SN54	4LV595A		SN74	LV595A		UNIT
PAR	AWETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
		I <sub>OH</sub> = -50 μA	2 V to 5.5 V	V <sub>CC</sub> -0.1			V <sub>CC</sub> -0.1			
		$I_{OH} = -2 \text{ mA}$	2.3 V	2			2			
VOH	$Q_{H'}$	I <sub>OH</sub> = -6 mA	3 V	2.48			2.48			V
VOH	Q <sub>A</sub> –Q <sub>H</sub>	I <sub>OH</sub> = -8 mA		2.48			2.48			V
	Q <sub>H</sub> ′	I <sub>OH</sub> = -12 mA	4.5 V	3.8			3.8			
	Q <sub>A</sub> –Q <sub>H</sub>	I <sub>OH</sub> = -16 mA	4.5 V	3.8			3.8			
		I <sub>OL</sub> = 50 μA	2 V to 5.5 V		EN	0.1			0.1	
		I <sub>OL</sub> = 2 mA	2.3 V		W.	0.4			0.4	
VOL	$Q_{H'}$	I <sub>OL</sub> = 6 mA	3 V		Q	0.44			0.44	V
VOL	$Q_A-Q_H$	I <sub>OL</sub> = 8 mA			Ć	0.44			0.44	V
	$Q_{H'}$	I <sub>OL</sub> = 12 mA	4.5 V	100		0.55			0.55	
	Q <sub>A</sub> –Q <sub>H</sub>	I <sub>OL</sub> = 16 mA	4.5 V	Q.		0.55			0.55	
Ц		V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V			±1			±1	μΑ
loz		$V_O = V_{CC}$ or GND	5.5 V			±5			±5	μΑ
Icc		$V_I = V_{CC}$ or GND $I_O = 0$	5.5 V			20			20	μΑ
l <sub>off</sub>		$V_I$ or $V_O = 0$ to 5.5 $V$	0 V			5			5	μΑ
Ci	·	V <sub>I</sub> = V <sub>CC</sub> or GND	3.3 V		3.5			3.5		ηE
<u> </u>		AL = ACC OF GIAD	5 V		3			3		pF

# timing requirements over recommended operating free-air temperature range, $V_{CC}$ = 2.5 V $\pm$ 0.2 V (unless otherwise noted) (see Figure 1)

			T <sub>A</sub> =	25°C	SN54L	V595A	SN74L	V595A	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
		SRCLK high or low		7		7.5		7.5	
t <sub>W</sub>	Pulse duration	RCLK high or low		7		7.5		7.5	ns
		SRCLR low		6		6.5		6.5	
		SER before SRCLK↑		2.5	4	3		3	
	Catum times	SRCLK↑ before RCLK↑†		8	C)	9		9	ns
t <sub>su</sub>	Setup time	SRCLR low before RCLK↑		8.5	20	9.5		9.5	115
		SRCLR high (inactive) before SRCLK↑		4	PAC.	4		4	
t <sub>h</sub>	Hold time	SER after SRCLK↑		1.5		1.5		1.5	ns

<sup>†</sup> This setup time allows the storage register to receive stable data from the shift register. The clocks can be tied together, in which case the shift register is one clock pulse ahead of the storage register.



SCLS414D - APRIL 1998 - REVISED JANUARY 2000

### timing requirements over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 1)

			T <sub>A</sub> = 2	25°C	SN54L	V595A	SN74L\	/595A	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
		SRCLK high or low		5.5		5.5		5.5	
t <sub>W</sub>	Pulse duration	RCLK high or low		5.5		5.5		5.5	ns
		SRCLR low		5		5		5	
		SER before SRCLK↑		3.5	4	3.5		3.5	
١.	Catum time	SRCLK↑ before RCLK↑†		8	, C	8.5		8.5	
t <sub>su</sub>	Setup time	SRCLR low before RCLK↑		8	20	9		9	ns
		SRCLR high (inactive) before SRCLK↑		3	720	3		3	
th	Hold time	SER after SRCLK↑		1.5		1.5		1.5	ns

<sup>†</sup> This setup time allows the storage register to receive stable data from the shift register. The clocks can be tied together, in which case the shift register is one clock pulse ahead of the storage register.

# timing requirements over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

			T <sub>A</sub> = 25°C	SN54LV595A	SN74LV595A	UNIT
			MIN MAX	MIN MAX	MIN MAX	UNIT
		SRCLK high or low	5	5	5	
t <sub>W</sub>	Pulse duration	RCLK high or low	5	35	5	ns
		SRCLR low	5.2	5.2	5.2	
		SER before SRCLK↑	3	3	3	
١.	Oaton Cara	SRCLK↑ before RCLK↑†	5	<u>5</u>	5	
t <sub>su</sub>	Setup time	SRCLR low before RCLK↑	5	2 5	5	ns
		SRCLR high (inactive) before SRCLK↑	2.5	2.5	2.5	
th	Hold time	SER after SRCLK↑	2	2	2	ns

<sup>†</sup> This setup time allows the storage register to receive stable data from the shift register. The clocks can be tied together, in which case the shift register is one clock pulse ahead of the storage register.

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 2.5 V $\pm$ 0.2 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	LOAD	T,	ղ = 25°C	;	SN54L\	/595A	SN74L	/595A	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
f			C <sub>L</sub> = 15 pF*	65	80		45		45		MHz
fmax			C <sub>L</sub> = 50 pF	60	70		40		40		IVII IZ
tPLH*	RCLK	0 0			8.4	14.2	1	15.8	1	15.8	
tPHL*	RCLK	Q <sub>A</sub> –Q <sub>H</sub>			8.4	14.2	1	15.8	1	15.8	
tPLH*	SRCLK	0			9.4	19.6	1	22.2	1	22.2	
tPHL*	SRCLK	Q <sub>H</sub> ′	]		9.4	19.6	1	22.2	1	22.2	
tPHL*	SRCLR	$Q_{H'}$	C <sub>L</sub> = 15 pF		8.7	14.6	1	16.3	1	16.3	ns
<sup>t</sup> PZH*	ŌE	0 . 0 .	]		8.2	13.9	1	15	1	15	
tPZL*	OE	Q <sub>A</sub> –Q <sub>H</sub>			10.9	18.1	1	20.3	1	20.3	
<sup>t</sup> PHZ*	ŌĒ	0. 0	]		8.3	13.7	1,	15.6	1	15.6	
<sup>t</sup> PLZ*	OE	Q <sub>A</sub> –Q <sub>H</sub>			9.2	15.2	9	16.7	1	16.7	
<sup>t</sup> PLH	RCLK	0. 0			11.2	17.2	Q1	19.3	1	19.3	
<sup>t</sup> PHL	KCLK	Q <sub>A</sub> –Q <sub>H</sub>	]		11.2	17.2	2 1	19.3	1	19.3	
<sup>t</sup> PLH	SRCLK	0			13.1	22.5	1	25.5	1	25.5	
<sup>t</sup> PHL	SKCLK	Q <sub>H</sub> ′	]		13.1	22.5	1	25.5	1	25.5	
t <sub>PHL</sub>	SRCLR	$Q_{H'}$	C <sub>L</sub> = 50 pF		12.4	18.8	1	21.1	1	21.1	ns
<sup>t</sup> PZH	ŌĒ	0 : 0 :			10.8	17	1	18.3	1	18.3	
t <sub>PZL</sub>	OE .	Q <sub>A</sub> –Q <sub>H</sub>			13.4	21	1	23	1	23	
<sup>t</sup> PHZ	ŌE	04 00			12.2	18.3	1	19.5	1	19.5	
t <sub>PLZ</sub>	) DE	Q <sub>A</sub> –Q <sub>H</sub>			14	20.9	1	22.6	1	22.6	

<sup>\*</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested.

SCLS414D - APRIL 1998 - REVISED JANUARY 2000

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	LOAD	T,	T <sub>A</sub> = 25°C		SN54L	/595A	SN74L	/595A	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
f .			C <sub>L</sub> = 15 pF*	80	120		70		70		MHz
fmax			C <sub>L</sub> = 50 pF	55	105		50		50		IVII IZ
tPLH*	RCLK	0 . 0 .			6	11.9	1	13.5	1	13.5	
tPHL*	RCLK	Q <sub>A</sub> –Q <sub>H</sub>			6	11.9	1	13.5	1	13.5	
tPLH*	SRCLK	0			6.6	13	1	15	1	15	
tPHL*	SRCLK	$Q_{H'}$			6.6	13	1	15	1	15	
tPHL*	SRCLR	$Q_{H'}$	C <sub>L</sub> = 15 pF		6.2	12.8	1	13.7	1	13.7	ns
tPZH*	<del></del>	0 0			6	11.5	1	13.5	1	13.5	
tPZL*	ŌĒ	Q <sub>A</sub> –Q <sub>H</sub>			7.8	11.5	1	13.5	1	13.5	
<sup>t</sup> PHZ*	ŌĒ	0 . 0			6.1	14.7	1,	15.2	1	15.2	
tPLZ*	OE	Q <sub>A</sub> –Q <sub>H</sub>			6.3	14.7	9	15.2	1	15.2	
t <sub>PLH</sub>	RCLK	0 - 0 -			7.9	15.4	Q1	17	1	17	
t <sub>PHL</sub>	RCLK	$Q_A-Q_H$			7.9	15.4	2 1	17	1	17	
t <sub>PLH</sub>	SRCLK	0			9.2	16.5	1	18.5	1	18.5	
t <sub>PHL</sub>	SKCLK	$Q_{H'}$			9.2	16.5	1	18.5	1	18.5	
t <sub>PHL</sub>	SRCLR	$Q_{H'}$	C <sub>L</sub> = 50 pF		9	16.3	1	17.2	1	17.2	ns
<sup>t</sup> PZH	ŌĒ	0 0			7.8	15	1	17	1	17	
<sup>t</sup> PZL	OE	$Q_A-Q_H$	]		9.6	15	1	17	1	17	
<sup>t</sup> PHZ	ŌE	04.00			8.1	15.7	1	16.2	1	16.2	
t <sub>PLZ</sub>		Q <sub>A</sub> –Q <sub>H</sub>			9.3	15.7	1	16.2	1	16.2	

<sup>\*</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested.

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	LOAD	T,	ղ = 25°C	;	SN54L\	/595A	SN74L	/595A	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
f			C <sub>L</sub> = 15 pF*	135	170		115		115		MHz
f <sub>max</sub>			C <sub>L</sub> = 50 pF	120	140		95		95		IVII IZ
tPLH*	DOLK	0 0			4.3	7.4	1	8.5	1	8.5	
tPHL*	RCLK	$Q_A-Q_H$			4.3	7.4	1	8.5	1	8.5	
tPLH*	CDCI IX	0	]		4.5	8.2	1	9.4	1	9.4	
tPHL*	SRCLK	$Q_{H'}$			4.5	8.2	1	9.4	1	9.4	
tPHL*	SRCLR	$Q_{H'}$	C <sub>L</sub> = 15 pF		4.5	8	1	9.1	1	9.1	ns
tPZH*	<del></del>		1		4.3	8.6	1	10	1	10	
tPZL*	ŌĒ	Q <sub>A</sub> –Q <sub>H</sub>			5.4	8.6	1	<b>4</b> 10	1	10	
tPHZ*	ŌĒ		]		2.4	6	1,	7.1	1	7.1	
t <sub>PLZ</sub> *	OE	Q <sub>A</sub> –Q <sub>H</sub>			2.7	5.1	( <del>)</del> ,	7.2	1	7.2	
t <sub>PLH</sub>	DOLK	0 0			5.6	9.4	Q <sub>1</sub>	10.5	1	10.5	
t <sub>PHL</sub>	RCLK	Q <sub>A</sub> –Q <sub>H</sub>			5.6	9.4	1	10.5	1	10.5	
<sup>t</sup> PLH	SRCLK	0			6.4	10.2	1	11.4	1	11.4	
<sup>t</sup> PHL	SRCLK	$Q_{H'}$	]		6.4	10.2	1	11.4	1	11.4	
t <sub>PHL</sub>	SRCLR	$Q_{H'}$	$C_{L} = 50 \text{ pF}$		6.4	10	1	11.1	1	11.1	ns
t <sub>PZH</sub>	ŌĒ	0 0	]		5.7	10.6	1	12	1	12	
t <sub>PZL</sub>	OE	Q <sub>A</sub> –Q <sub>H</sub>	]		6.8	10.6	1	12	1	12	
<sup>t</sup> PHZ	ŌE	04.00	]		3.5	10.3	1	11	1	11	
t <sub>PLZ</sub>	) L	Q <sub>A</sub> –Q <sub>H</sub>			3.4	10.3	1	11	1	11	

<sup>\*</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested.

### noise characteristics, $V_{CC}$ = 3.3 V, $C_L$ = 50 pF, $T_A$ = 25°C (see Note 5)


	PARAMETER	SN	74LV595	iΑ	UNIT
	PARAMETER	MIN	TYP	MAX	UNIT
V <sub>OL(P)</sub>	Quiet output, maximum dynamic V <sub>OL</sub>		0.3		V
V <sub>OL(V)</sub>	Quiet output, minimum dynamic V <sub>OL</sub>		-0.2		V
VOH(V)	Quiet output, minimum dynamic VOH		2.8		V
VIH(D)	High-level dynamic input voltage	2.31			V
V <sub>IL(D)</sub>	Low-level dynamic input voltage			0.99	V

NOTE 5: Characteristics are for surface-mount packages only.

### operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER		TEST CONDITIONS			UNIT
Card	Power dissipation capacitance	$C_1 = 50 pF$	f = 10 MHz	3.3 V	111	pF
Cpd	Tower dissipation capacitance	$C_L = 50 \text{ pF},$	1 - 10 101112	5 V	114	ρi

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>I</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \Omega$ ,  $t_f \leq 3$  ns,  $t_f \leq 3$  ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. tpl 7 and tpH7 are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpHL and tpLH are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated